Suchergebnisse - "Matsuzawa, Akira"

1

A new particle detector LSI, Qpix: Integrating high speed ADC for each pixel

von: Matsuzawa, Akira

2010, in: Nuclear instruments & methods in physics research / A

Wird geladen...
2

044301 n-Channel Metal-Oxide-Semiconductor Field-Effect Transistor Modeling in Forward Body Bias Condition for Low Voltage Complementary Metal-Oxide-Semiconductor Circuits Design (4 pages)

von: Aoki, Hitoshi

2012, in: Japanese journal of applied physics. Part 1, Regular papers, brief communications & review papers

Wird geladen...
3

n-Channel Metal–Oxide–Semiconductor Field-Effect Transistor Modeling in Forward Body Bias Condition for Low Voltage Complementary Metal–Oxide–Semiconductor Circuits Design

von: Aoki, Hitoshi

2012, in: Japanese journal of applied physics. Part 1, Regular papers, brief communications & review papers

Wird geladen...
4

A 9-bit 1.8 GS/s 44 mW Pipelined ADC Using Linearized Open-Loop Amplifiers

von: Yu, Lilan

2016, in: IEEE journal of solid state circuits

Wird geladen...
5

A 9-bit 1.8 GS/s 44 mW Pipelined ADC Using Linearized Open-Loop Amplifiers

von: Yu, Lilan

2016, in: IEEE journal of solid state circuits

Wird geladen...
6

A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC

von: Xu, Zule

2016, in: IEEE journal of solid state circuits

Wird geladen...
7

Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product

von: Lin, James

2015, in: IEEE transactions on very large scale integration (VLSI) systems

Wird geladen...
8

Qpix v.1: A high speed 400-pixels readout LSI with 10-bit 10MSps pixel ADCs

von: Li, Fei

2011, in: Nuclear instruments & methods in physics research / A

Wird geladen...
9

An Ultra-Low-Voltage 160 MS/s 7 Bit Interpolated Pipeline ADC Using Dynamic Amplifiers

von: Lin, James

2015, in: IEEE journal of solid state circuits

Wird geladen...
10

Sub 1 V CMOS bandgap reference design techniques: a survey

von: Fayomi, Christian Jésus B.

2009, in: Analog integrated circuits and signal processing

Wird geladen...
11

Accurate Transistor Modeling by Three-Parameter Pad Model for Millimeter-Wave CMOS Circuit Design

von: Kawai, Seitaro

2016, in: IEEE transactions on microwave theory and techniques

Wird geladen...
12

A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique

von: Wei Deng

2015, in: IEEE journal of solid state circuits

Wird geladen...
13

High- $Q$ Inductors on Locally Semi-Insulated Si Substrate by Helium-3 Bombardment for RF CMOS Integrated Circuits

von: Li, Ning

2015, in: IEEE transactions on electron devices

Wird geladen...
14

High- Q Inductors on Locally Semi-Insulated Si Substrate by Helium-3 Bombardment for RF CMOS Integrated Circuits

von: Ning Li

2015, in: IEEE transactions on electron devices

Wird geladen...
15

A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB

von: Tharayil Narayanan, Aravind

2016, in: IEEE journal of solid state circuits

Wird geladen...
16

A 2.2 GHz -242 dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture

von: Siriburanon, Teerachot

2016, in: IEEE journal of solid state circuits

Wird geladen...
17

64-QAM 60-GHz CMOS Transceivers for IEEE 802.11ad/ay

von: Wu, Rui

2017, in: IEEE journal of solid state circuits

Wird geladen...

Nicht das Richtige dabei?

Schreiben Sie uns!