DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques

The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approac...
Ausführliche Beschreibung

Gespeichert in:

Autor*in:	Giulio D'Amato [verfasserIn] Gianfranco Avitabile [verfasserIn] Giuseppe Coviello [verfasserIn] Claudio Talarico [verfasserIn]

Format:	E-Artikel
Sprache:	Englisch

Erschienen:	2019

Schlagwörter:	Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter

Übergeordnetes Werk:	In: IEEE Access - IEEE, 2014, 7(2019), Seite 19461-19470
Übergeordnetes Werk:	volume:7 ; year:2019 ; pages:19461-19470

Links:	Link aufrufen Link aufrufen Link aufrufen Journal toc

DOI / URN:	10.1109/ACCESS.2019.2895388

Katalog-ID:	DOAJ01355235X

Internformat


LEADER	01000caa a22002652 4500
001	DOAJ01355235X
003	DE-627
005	20230310055303.0
007	cr uuu---uuuuu
008	230226s2019 xx \|\|\|\|\|o 00\| \|\|eng c
024	7		\|a 10.1109/ACCESS.2019.2895388 \|2 doi
035			\|a (DE-627)DOAJ01355235X
035			\|a (DE-599)DOAJ9389a08f0499492b94c415b08776e338
040			\|a DE-627 \|b ger \|c DE-627 \|e rakwb
041			\|a eng
050		0	\|a TK1-9971
100	0		\|a Giulio D'Amato \|e verfasserin \|4 aut
245	1	0	\|a DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
264		1	\|c 2019
336			\|a Text \|b txt \|2 rdacontent
337			\|a Computermedien \|b c \|2 rdamedia
338			\|a Online-Ressource \|b cr \|2 rdacarrier
520			\|a The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort.
650		4	\|a Beam steering transmitter
650		4	\|a DDS-PLL
650		4	\|a direct digital synthesizer (DDS)
650		4	\|a phase-locked loop (PLL)
650		4	\|a phase shifter
653		0	\|a Electrical engineering. Electronics. Nuclear engineering
700	0		\|a Gianfranco Avitabile \|e verfasserin \|4 aut
700	0		\|a Giuseppe Coviello \|e verfasserin \|4 aut
700	0		\|a Claudio Talarico \|e verfasserin \|4 aut
773	0	8	\|i In \|t IEEE Access \|d IEEE, 2014 \|g 7(2019), Seite 19461-19470 \|w (DE-627)728440385 \|w (DE-600)2687964-5 \|x 21693536 \|7 nnns
773	1	8	\|g volume:7 \|g year:2019 \|g pages:19461-19470
856	4	0	\|u https://doi.org/10.1109/ACCESS.2019.2895388 \|z kostenfrei
856	4	0	\|u https://doaj.org/article/9389a08f0499492b94c415b08776e338 \|z kostenfrei
856	4	0	\|u https://ieeexplore.ieee.org/document/8626092/ \|z kostenfrei
856	4	2	\|u https://doaj.org/toc/2169-3536 \|y Journal toc \|z kostenfrei
912			\|a GBV_USEFLAG_A
912			\|a SYSFLAG_A
912			\|a GBV_DOAJ
912			\|a GBV_ILN_11
912			\|a GBV_ILN_20
912			\|a GBV_ILN_22
912			\|a GBV_ILN_23
912			\|a GBV_ILN_24
912			\|a GBV_ILN_31
912			\|a GBV_ILN_39
912			\|a GBV_ILN_40
912			\|a GBV_ILN_60
912			\|a GBV_ILN_62
912			\|a GBV_ILN_63
912			\|a GBV_ILN_65
912			\|a GBV_ILN_69
912			\|a GBV_ILN_70
912			\|a GBV_ILN_73
912			\|a GBV_ILN_95
912			\|a GBV_ILN_105
912			\|a GBV_ILN_110
912			\|a GBV_ILN_151
912			\|a GBV_ILN_161
912			\|a GBV_ILN_170
912			\|a GBV_ILN_213
912			\|a GBV_ILN_230
912			\|a GBV_ILN_285
912			\|a GBV_ILN_293
912			\|a GBV_ILN_370
912			\|a GBV_ILN_602
912			\|a GBV_ILN_2014
912			\|a GBV_ILN_4012
912			\|a GBV_ILN_4037
912			\|a GBV_ILN_4112
912			\|a GBV_ILN_4125
912			\|a GBV_ILN_4126
912			\|a GBV_ILN_4249
912			\|a GBV_ILN_4305
912			\|a GBV_ILN_4306
912			\|a GBV_ILN_4307
912			\|a GBV_ILN_4313
912			\|a GBV_ILN_4322
912			\|a GBV_ILN_4323
912			\|a GBV_ILN_4324
912			\|a GBV_ILN_4325
912			\|a GBV_ILN_4335
912			\|a GBV_ILN_4338
912			\|a GBV_ILN_4367
912			\|a GBV_ILN_4700
951			\|a AR
952			\|d 7 \|j 2019 \|h 19461-19470

Indexfelder

author_variant	g d gd g a ga g c gc c t ct
matchkey_str	article:21693536:2019----::dplhssitrrhtcuefrhsdrash
hierarchy_sort_str	2019
callnumber-subject-code	TK
publishDate	2019
allfields	10.1109/ACCESS.2019.2895388 doi (DE-627)DOAJ01355235X (DE-599)DOAJ9389a08f0499492b94c415b08776e338 DE-627 ger DE-627 rakwb eng TK1-9971 Giulio D'Amato verfasserin aut DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques 2019 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort. Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter Electrical engineering. Electronics. Nuclear engineering Gianfranco Avitabile verfasserin aut Giuseppe Coviello verfasserin aut Claudio Talarico verfasserin aut In IEEE Access IEEE, 2014 7(2019), Seite 19461-19470 (DE-627)728440385 (DE-600)2687964-5 21693536 nnns volume:7 year:2019 pages:19461-19470 https://doi.org/10.1109/ACCESS.2019.2895388 kostenfrei https://doaj.org/article/9389a08f0499492b94c415b08776e338 kostenfrei https://ieeexplore.ieee.org/document/8626092/ kostenfrei https://doaj.org/toc/2169-3536 Journal toc kostenfrei GBV_USEFLAG_A SYSFLAG_A GBV_DOAJ GBV_ILN_11 GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_39 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_63 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_105 GBV_ILN_110 GBV_ILN_151 GBV_ILN_161 GBV_ILN_170 GBV_ILN_213 GBV_ILN_230 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2014 GBV_ILN_4012 GBV_ILN_4037 GBV_ILN_4112 GBV_ILN_4125 GBV_ILN_4126 GBV_ILN_4249 GBV_ILN_4305 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4313 GBV_ILN_4322 GBV_ILN_4323 GBV_ILN_4324 GBV_ILN_4325 GBV_ILN_4335 GBV_ILN_4338 GBV_ILN_4367 GBV_ILN_4700 AR 7 2019 19461-19470
spelling	10.1109/ACCESS.2019.2895388 doi (DE-627)DOAJ01355235X (DE-599)DOAJ9389a08f0499492b94c415b08776e338 DE-627 ger DE-627 rakwb eng TK1-9971 Giulio D'Amato verfasserin aut DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques 2019 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort. Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter Electrical engineering. Electronics. Nuclear engineering Gianfranco Avitabile verfasserin aut Giuseppe Coviello verfasserin aut Claudio Talarico verfasserin aut In IEEE Access IEEE, 2014 7(2019), Seite 19461-19470 (DE-627)728440385 (DE-600)2687964-5 21693536 nnns volume:7 year:2019 pages:19461-19470 https://doi.org/10.1109/ACCESS.2019.2895388 kostenfrei https://doaj.org/article/9389a08f0499492b94c415b08776e338 kostenfrei https://ieeexplore.ieee.org/document/8626092/ kostenfrei https://doaj.org/toc/2169-3536 Journal toc kostenfrei GBV_USEFLAG_A SYSFLAG_A GBV_DOAJ GBV_ILN_11 GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_39 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_63 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_105 GBV_ILN_110 GBV_ILN_151 GBV_ILN_161 GBV_ILN_170 GBV_ILN_213 GBV_ILN_230 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2014 GBV_ILN_4012 GBV_ILN_4037 GBV_ILN_4112 GBV_ILN_4125 GBV_ILN_4126 GBV_ILN_4249 GBV_ILN_4305 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4313 GBV_ILN_4322 GBV_ILN_4323 GBV_ILN_4324 GBV_ILN_4325 GBV_ILN_4335 GBV_ILN_4338 GBV_ILN_4367 GBV_ILN_4700 AR 7 2019 19461-19470
allfields_unstemmed	10.1109/ACCESS.2019.2895388 doi (DE-627)DOAJ01355235X (DE-599)DOAJ9389a08f0499492b94c415b08776e338 DE-627 ger DE-627 rakwb eng TK1-9971 Giulio D'Amato verfasserin aut DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques 2019 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort. Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter Electrical engineering. Electronics. Nuclear engineering Gianfranco Avitabile verfasserin aut Giuseppe Coviello verfasserin aut Claudio Talarico verfasserin aut In IEEE Access IEEE, 2014 7(2019), Seite 19461-19470 (DE-627)728440385 (DE-600)2687964-5 21693536 nnns volume:7 year:2019 pages:19461-19470 https://doi.org/10.1109/ACCESS.2019.2895388 kostenfrei https://doaj.org/article/9389a08f0499492b94c415b08776e338 kostenfrei https://ieeexplore.ieee.org/document/8626092/ kostenfrei https://doaj.org/toc/2169-3536 Journal toc kostenfrei GBV_USEFLAG_A SYSFLAG_A GBV_DOAJ GBV_ILN_11 GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_39 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_63 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_105 GBV_ILN_110 GBV_ILN_151 GBV_ILN_161 GBV_ILN_170 GBV_ILN_213 GBV_ILN_230 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2014 GBV_ILN_4012 GBV_ILN_4037 GBV_ILN_4112 GBV_ILN_4125 GBV_ILN_4126 GBV_ILN_4249 GBV_ILN_4305 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4313 GBV_ILN_4322 GBV_ILN_4323 GBV_ILN_4324 GBV_ILN_4325 GBV_ILN_4335 GBV_ILN_4338 GBV_ILN_4367 GBV_ILN_4700 AR 7 2019 19461-19470
allfieldsGer	10.1109/ACCESS.2019.2895388 doi (DE-627)DOAJ01355235X (DE-599)DOAJ9389a08f0499492b94c415b08776e338 DE-627 ger DE-627 rakwb eng TK1-9971 Giulio D'Amato verfasserin aut DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques 2019 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort. Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter Electrical engineering. Electronics. Nuclear engineering Gianfranco Avitabile verfasserin aut Giuseppe Coviello verfasserin aut Claudio Talarico verfasserin aut In IEEE Access IEEE, 2014 7(2019), Seite 19461-19470 (DE-627)728440385 (DE-600)2687964-5 21693536 nnns volume:7 year:2019 pages:19461-19470 https://doi.org/10.1109/ACCESS.2019.2895388 kostenfrei https://doaj.org/article/9389a08f0499492b94c415b08776e338 kostenfrei https://ieeexplore.ieee.org/document/8626092/ kostenfrei https://doaj.org/toc/2169-3536 Journal toc kostenfrei GBV_USEFLAG_A SYSFLAG_A GBV_DOAJ GBV_ILN_11 GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_39 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_63 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_105 GBV_ILN_110 GBV_ILN_151 GBV_ILN_161 GBV_ILN_170 GBV_ILN_213 GBV_ILN_230 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2014 GBV_ILN_4012 GBV_ILN_4037 GBV_ILN_4112 GBV_ILN_4125 GBV_ILN_4126 GBV_ILN_4249 GBV_ILN_4305 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4313 GBV_ILN_4322 GBV_ILN_4323 GBV_ILN_4324 GBV_ILN_4325 GBV_ILN_4335 GBV_ILN_4338 GBV_ILN_4367 GBV_ILN_4700 AR 7 2019 19461-19470
allfieldsSound	10.1109/ACCESS.2019.2895388 doi (DE-627)DOAJ01355235X (DE-599)DOAJ9389a08f0499492b94c415b08776e338 DE-627 ger DE-627 rakwb eng TK1-9971 Giulio D'Amato verfasserin aut DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques 2019 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort. Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter Electrical engineering. Electronics. Nuclear engineering Gianfranco Avitabile verfasserin aut Giuseppe Coviello verfasserin aut Claudio Talarico verfasserin aut In IEEE Access IEEE, 2014 7(2019), Seite 19461-19470 (DE-627)728440385 (DE-600)2687964-5 21693536 nnns volume:7 year:2019 pages:19461-19470 https://doi.org/10.1109/ACCESS.2019.2895388 kostenfrei https://doaj.org/article/9389a08f0499492b94c415b08776e338 kostenfrei https://ieeexplore.ieee.org/document/8626092/ kostenfrei https://doaj.org/toc/2169-3536 Journal toc kostenfrei GBV_USEFLAG_A SYSFLAG_A GBV_DOAJ GBV_ILN_11 GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_39 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_63 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_105 GBV_ILN_110 GBV_ILN_151 GBV_ILN_161 GBV_ILN_170 GBV_ILN_213 GBV_ILN_230 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2014 GBV_ILN_4012 GBV_ILN_4037 GBV_ILN_4112 GBV_ILN_4125 GBV_ILN_4126 GBV_ILN_4249 GBV_ILN_4305 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4313 GBV_ILN_4322 GBV_ILN_4323 GBV_ILN_4324 GBV_ILN_4325 GBV_ILN_4335 GBV_ILN_4338 GBV_ILN_4367 GBV_ILN_4700 AR 7 2019 19461-19470
language	English
source	In IEEE Access 7(2019), Seite 19461-19470 volume:7 year:2019 pages:19461-19470
sourceStr	In IEEE Access 7(2019), Seite 19461-19470 volume:7 year:2019 pages:19461-19470
format_phy_str_mv	Article
institution	findex.gbv.de
topic_facet	Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter Electrical engineering. Electronics. Nuclear engineering
isfreeaccess_bool	true
container_title	IEEE Access
authorswithroles_txt_mv	Giulio D'Amato @@aut@@ Gianfranco Avitabile @@aut@@ Giuseppe Coviello @@aut@@ Claudio Talarico @@aut@@
publishDateDaySort_date	2019-01-01T00:00:00Z
hierarchy_top_id	728440385
id	DOAJ01355235X
language_de	englisch
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">DOAJ01355235X</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230310055303.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">230226s2019 xx \|\|\|\|\|o 00\| \|\|eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1109/ACCESS.2019.2895388</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)DOAJ01355235X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)DOAJ9389a08f0499492b94c415b08776e338</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK1-9971</subfield></datafield><datafield tag="100" ind1="0" ind2=" "><subfield code="a">Giulio D'Amato</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2019</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Beam steering transmitter</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">DDS-PLL</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">direct digital synthesizer (DDS)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">phase-locked loop (PLL)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">phase shifter</subfield></datafield><datafield tag="653" ind1=" " ind2="0"><subfield code="a">Electrical engineering. Electronics. Nuclear engineering</subfield></datafield><datafield tag="700" ind1="0" ind2=" "><subfield code="a">Gianfranco Avitabile</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="0" ind2=" "><subfield code="a">Giuseppe Coviello</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="0" ind2=" "><subfield code="a">Claudio Talarico</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">In</subfield><subfield code="t">IEEE Access</subfield><subfield code="d">IEEE, 2014</subfield><subfield code="g">7(2019), Seite 19461-19470</subfield><subfield code="w">(DE-627)728440385</subfield><subfield code="w">(DE-600)2687964-5</subfield><subfield code="x">21693536</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:7</subfield><subfield code="g">year:2019</subfield><subfield code="g">pages:19461-19470</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1109/ACCESS.2019.2895388</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doaj.org/article/9389a08f0499492b94c415b08776e338</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://ieeexplore.ieee.org/document/8626092/</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="u">https://doaj.org/toc/2169-3536</subfield><subfield code="y">Journal toc</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_DOAJ</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_11</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_20</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_31</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_39</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_60</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_62</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_63</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_65</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_69</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_73</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_95</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_105</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_110</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_151</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_161</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_170</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_213</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_230</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_285</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_293</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_370</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_602</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2014</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4012</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4037</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4112</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4125</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4126</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4249</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4305</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4306</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4307</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4313</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4322</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4323</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4324</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4325</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4335</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4338</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4367</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4700</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">7</subfield><subfield code="j">2019</subfield><subfield code="h">19461-19470</subfield></datafield></record></collection>
callnumber-first	T - Technology
author	Giulio D'Amato
spellingShingle	Giulio D'Amato misc TK1-9971 misc Beam steering transmitter misc DDS-PLL misc direct digital synthesizer (DDS) misc phase-locked loop (PLL) misc phase shifter misc Electrical engineering. Electronics. Nuclear engineering DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
authorStr	Giulio D'Amato
ppnlink_with_tag_str_mv	@@773@@(DE-627)728440385
format	electronic Article
delete_txt_mv	keep
author_role	aut aut aut aut
collection	DOAJ
remote_str	true
callnumber-label	TK1-9971
illustrated	Not Illustrated
issn	21693536
topic_title	TK1-9971 DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques Beam steering transmitter DDS-PLL direct digital synthesizer (DDS) phase-locked loop (PLL) phase shifter
topic	misc TK1-9971 misc Beam steering transmitter misc DDS-PLL misc direct digital synthesizer (DDS) misc phase-locked loop (PLL) misc phase shifter misc Electrical engineering. Electronics. Nuclear engineering
topic_unstemmed	misc TK1-9971 misc Beam steering transmitter misc DDS-PLL misc direct digital synthesizer (DDS) misc phase-locked loop (PLL) misc phase shifter misc Electrical engineering. Electronics. Nuclear engineering
topic_browse	misc TK1-9971 misc Beam steering transmitter misc DDS-PLL misc direct digital synthesizer (DDS) misc phase-locked loop (PLL) misc phase shifter misc Electrical engineering. Electronics. Nuclear engineering
format_facet	Elektronische Aufsätze Aufsätze Elektronische Ressource
format_main_str_mv	Text Zeitschrift/Artikel
carriertype_str_mv	cr
hierarchy_parent_title	IEEE Access
hierarchy_parent_id	728440385
hierarchy_top_title	IEEE Access
isfreeaccess_txt	true
familylinks_str_mv	(DE-627)728440385 (DE-600)2687964-5
title	DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
ctrlnum	(DE-627)DOAJ01355235X (DE-599)DOAJ9389a08f0499492b94c415b08776e338
title_full	DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
author_sort	Giulio D'Amato
journal	IEEE Access
journalStr	IEEE Access
callnumber-first-code	T
lang_code	eng
isOA_bool	true
recordtype	marc
publishDateSort	2019
contenttype_str_mv	txt
container_start_page	19461
author_browse	Giulio D'Amato Gianfranco Avitabile Giuseppe Coviello Claudio Talarico
container_volume	7
class	TK1-9971
format_se	Elektronische Aufsätze
author-letter	Giulio D'Amato
doi_str_mv	10.1109/ACCESS.2019.2895388
author2-role	verfasserin
title_sort	dds-pll phase shifter architectures for phased arrays: theory and techniques
callnumber	TK1-9971
title_auth	DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
abstract	The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort.
abstractGer	The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort.
abstract_unstemmed	The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort.
collection_details	GBV_USEFLAG_A SYSFLAG_A GBV_DOAJ GBV_ILN_11 GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_39 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_63 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_105 GBV_ILN_110 GBV_ILN_151 GBV_ILN_161 GBV_ILN_170 GBV_ILN_213 GBV_ILN_230 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2014 GBV_ILN_4012 GBV_ILN_4037 GBV_ILN_4112 GBV_ILN_4125 GBV_ILN_4126 GBV_ILN_4249 GBV_ILN_4305 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4313 GBV_ILN_4322 GBV_ILN_4323 GBV_ILN_4324 GBV_ILN_4325 GBV_ILN_4335 GBV_ILN_4338 GBV_ILN_4367 GBV_ILN_4700
title_short	DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques
url	https://doi.org/10.1109/ACCESS.2019.2895388 https://doaj.org/article/9389a08f0499492b94c415b08776e338 https://ieeexplore.ieee.org/document/8626092/ https://doaj.org/toc/2169-3536
remote_bool	true
author2	Gianfranco Avitabile Giuseppe Coviello Claudio Talarico
author2Str	Gianfranco Avitabile Giuseppe Coviello Claudio Talarico
ppnlink	728440385
callnumber-subject	TK - Electrical and Nuclear Engineering
mediatype_str_mv	c
isOA_txt	true
hochschulschrift_bool	false
doi_str	10.1109/ACCESS.2019.2895388
callnumber-a	TK1-9971
up_date	2024-07-03T18:15:35.783Z
_version_	1803582739092340736
fullrecord_marcxml	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">DOAJ01355235X</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230310055303.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">230226s2019 xx \|\|\|\|\|o 00\| \|\|eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1109/ACCESS.2019.2895388</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)DOAJ01355235X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)DOAJ9389a08f0499492b94c415b08776e338</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK1-9971</subfield></datafield><datafield tag="100" ind1="0" ind2=" "><subfield code="a">Giulio D'Amato</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2019</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The main purpose of this paper is to review the framework behind direct digital synthesizer phase-locked loops (DDS-PLLs), as well as to provide a set of novel techniques that can be used during the development and the deployment of phased arrays based on local oscillator (LO) phase shifting approaches. A beam steering transmitter prototype employing our revised DDS-PLL architecture and the experimental results obtained during its characterization are presented. The main contribution of the proposed implementation consists in showing that the output phase increments of the DDS-PLL are unaffected by the frequency multiplication operated by the PLL. The proposed prototype is centered at 3.350 GHz and allows to independently set the phase of its four LOs at 2.453 GHz with an 8-bit resolution. The DDS-PLL architecture is frequency-independent, and the modular structure of its phase control units allows to achieve different phase resolutions with a very small redesign effort.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Beam steering transmitter</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">DDS-PLL</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">direct digital synthesizer (DDS)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">phase-locked loop (PLL)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">phase shifter</subfield></datafield><datafield tag="653" ind1=" " ind2="0"><subfield code="a">Electrical engineering. Electronics. Nuclear engineering</subfield></datafield><datafield tag="700" ind1="0" ind2=" "><subfield code="a">Gianfranco Avitabile</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="0" ind2=" "><subfield code="a">Giuseppe Coviello</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="0" ind2=" "><subfield code="a">Claudio Talarico</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">In</subfield><subfield code="t">IEEE Access</subfield><subfield code="d">IEEE, 2014</subfield><subfield code="g">7(2019), Seite 19461-19470</subfield><subfield code="w">(DE-627)728440385</subfield><subfield code="w">(DE-600)2687964-5</subfield><subfield code="x">21693536</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:7</subfield><subfield code="g">year:2019</subfield><subfield code="g">pages:19461-19470</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1109/ACCESS.2019.2895388</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doaj.org/article/9389a08f0499492b94c415b08776e338</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://ieeexplore.ieee.org/document/8626092/</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="u">https://doaj.org/toc/2169-3536</subfield><subfield code="y">Journal toc</subfield><subfield code="z">kostenfrei</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_DOAJ</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_11</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_20</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_31</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_39</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_60</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_62</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_63</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_65</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_69</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_73</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_95</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_105</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_110</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_151</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_161</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_170</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_213</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_230</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_285</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_293</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_370</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_602</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2014</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4012</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4037</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4112</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4125</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4126</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4249</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4305</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4306</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4307</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4313</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4322</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4323</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4324</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4325</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4335</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4338</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4367</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4700</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">7</subfield><subfield code="j">2019</subfield><subfield code="h">19461-19470</subfield></datafield></record></collection>
score	7.401434

Nicht das Richtige dabei?

Schreiben Sie uns!

DDS-PLL Phase Shifter Architectures for Phased Arrays: Theory and Techniques

Nicht das Richtige dabei?

Zugang & Verfügbarkeit

Vorhandene Bände

Nicht das Richtige dabei?