Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016)
Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity.
Autor*in: |
Liu, Shanshan [verfasserIn] |
---|
Format: |
E-Artikel |
---|---|
Sprache: |
Englisch |
Erschienen: |
2017 |
---|
Umfang: |
4 |
---|
Übergeordnetes Werk: |
Enthalten in: Fixed-time neural control for output-constrained synchronization of second-order chaotic systems - Yao, Qijia ELSEVIER, 2023, Amsterdam [u.a.] |
---|---|
Übergeordnetes Werk: |
volume:69 ; year:2017 ; pages:126-129 ; extent:4 |
Links: |
---|
DOI / URN: |
10.1016/j.microrel.2016.12.009 |
---|
Katalog-ID: |
ELV036216658 |
---|
LEADER | 01000caa a22002652 4500 | ||
---|---|---|---|
001 | ELV036216658 | ||
003 | DE-627 | ||
005 | 20230624025700.0 | ||
007 | cr uuu---uuuuu | ||
008 | 180603s2017 xx |||||o 00| ||eng c | ||
024 | 7 | |a 10.1016/j.microrel.2016.12.009 |2 doi | |
028 | 5 | 2 | |a GBVA2017022000014.pica |
035 | |a (DE-627)ELV036216658 | ||
035 | |a (ELSEVIER)S0026-2714(16)30444-9 | ||
040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
041 | |a eng | ||
082 | 0 | |a 620 | |
082 | 0 | 4 | |a 620 |q DE-600 |
082 | 0 | 4 | |a 510 |q VZ |
084 | |a 30.20 |2 bkl | ||
084 | |a 31.00 |2 bkl | ||
100 | 1 | |a Liu, Shanshan |e verfasserin |4 aut | |
245 | 1 | 0 | |a Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
264 | 1 | |c 2017 | |
300 | |a 4 | ||
336 | |a nicht spezifiziert |b zzz |2 rdacontent | ||
337 | |a nicht spezifiziert |b z |2 rdamedia | ||
338 | |a nicht spezifiziert |b zu |2 rdacarrier | ||
520 | |a Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. | ||
700 | 1 | |a Reviriego, Pedro |4 oth | |
700 | 1 | |a Sánchez-Macián, Alfonso |4 oth | |
700 | 1 | |a Maestro, Juan Antonio |4 oth | |
700 | 1 | |a Xiao, Liyi |4 oth | |
773 | 0 | 8 | |i Enthalten in |n Elsevier |a Yao, Qijia ELSEVIER |t Fixed-time neural control for output-constrained synchronization of second-order chaotic systems |d 2023 |g Amsterdam [u.a.] |w (DE-627)ELV009442901 |
773 | 1 | 8 | |g volume:69 |g year:2017 |g pages:126-129 |g extent:4 |
856 | 4 | 0 | |u https://doi.org/10.1016/j.microrel.2016.12.009 |3 Volltext |
912 | |a GBV_USEFLAG_U | ||
912 | |a GBV_ELV | ||
912 | |a SYSFLAG_U | ||
912 | |a SSG-OPC-MAT | ||
936 | b | k | |a 30.20 |j Nichtlineare Dynamik |q VZ |
936 | b | k | |a 31.00 |j Mathematik: Allgemeines |q VZ |
951 | |a AR | ||
952 | |d 69 |j 2017 |h 126-129 |g 4 | ||
953 | |2 045F |a 620 |
author_variant |
s l sl |
---|---|
matchkey_str |
liushanshanreviriegopedrosnchezmacinalfo:2017----:omnsnxedrhgnlaisurcdso3btaartcinneoyplctos |
hierarchy_sort_str |
2017 |
bklnumber |
30.20 31.00 |
publishDate |
2017 |
allfields |
10.1016/j.microrel.2016.12.009 doi GBVA2017022000014.pica (DE-627)ELV036216658 (ELSEVIER)S0026-2714(16)30444-9 DE-627 ger DE-627 rakwb eng 620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl Liu, Shanshan verfasserin aut Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) 2017 4 nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. Reviriego, Pedro oth Sánchez-Macián, Alfonso oth Maestro, Juan Antonio oth Xiao, Liyi oth Enthalten in Elsevier Yao, Qijia ELSEVIER Fixed-time neural control for output-constrained synchronization of second-order chaotic systems 2023 Amsterdam [u.a.] (DE-627)ELV009442901 volume:69 year:2017 pages:126-129 extent:4 https://doi.org/10.1016/j.microrel.2016.12.009 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U SSG-OPC-MAT 30.20 Nichtlineare Dynamik VZ 31.00 Mathematik: Allgemeines VZ AR 69 2017 126-129 4 045F 620 |
spelling |
10.1016/j.microrel.2016.12.009 doi GBVA2017022000014.pica (DE-627)ELV036216658 (ELSEVIER)S0026-2714(16)30444-9 DE-627 ger DE-627 rakwb eng 620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl Liu, Shanshan verfasserin aut Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) 2017 4 nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. Reviriego, Pedro oth Sánchez-Macián, Alfonso oth Maestro, Juan Antonio oth Xiao, Liyi oth Enthalten in Elsevier Yao, Qijia ELSEVIER Fixed-time neural control for output-constrained synchronization of second-order chaotic systems 2023 Amsterdam [u.a.] (DE-627)ELV009442901 volume:69 year:2017 pages:126-129 extent:4 https://doi.org/10.1016/j.microrel.2016.12.009 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U SSG-OPC-MAT 30.20 Nichtlineare Dynamik VZ 31.00 Mathematik: Allgemeines VZ AR 69 2017 126-129 4 045F 620 |
allfields_unstemmed |
10.1016/j.microrel.2016.12.009 doi GBVA2017022000014.pica (DE-627)ELV036216658 (ELSEVIER)S0026-2714(16)30444-9 DE-627 ger DE-627 rakwb eng 620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl Liu, Shanshan verfasserin aut Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) 2017 4 nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. Reviriego, Pedro oth Sánchez-Macián, Alfonso oth Maestro, Juan Antonio oth Xiao, Liyi oth Enthalten in Elsevier Yao, Qijia ELSEVIER Fixed-time neural control for output-constrained synchronization of second-order chaotic systems 2023 Amsterdam [u.a.] (DE-627)ELV009442901 volume:69 year:2017 pages:126-129 extent:4 https://doi.org/10.1016/j.microrel.2016.12.009 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U SSG-OPC-MAT 30.20 Nichtlineare Dynamik VZ 31.00 Mathematik: Allgemeines VZ AR 69 2017 126-129 4 045F 620 |
allfieldsGer |
10.1016/j.microrel.2016.12.009 doi GBVA2017022000014.pica (DE-627)ELV036216658 (ELSEVIER)S0026-2714(16)30444-9 DE-627 ger DE-627 rakwb eng 620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl Liu, Shanshan verfasserin aut Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) 2017 4 nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. Reviriego, Pedro oth Sánchez-Macián, Alfonso oth Maestro, Juan Antonio oth Xiao, Liyi oth Enthalten in Elsevier Yao, Qijia ELSEVIER Fixed-time neural control for output-constrained synchronization of second-order chaotic systems 2023 Amsterdam [u.a.] (DE-627)ELV009442901 volume:69 year:2017 pages:126-129 extent:4 https://doi.org/10.1016/j.microrel.2016.12.009 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U SSG-OPC-MAT 30.20 Nichtlineare Dynamik VZ 31.00 Mathematik: Allgemeines VZ AR 69 2017 126-129 4 045F 620 |
allfieldsSound |
10.1016/j.microrel.2016.12.009 doi GBVA2017022000014.pica (DE-627)ELV036216658 (ELSEVIER)S0026-2714(16)30444-9 DE-627 ger DE-627 rakwb eng 620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl Liu, Shanshan verfasserin aut Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) 2017 4 nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. Reviriego, Pedro oth Sánchez-Macián, Alfonso oth Maestro, Juan Antonio oth Xiao, Liyi oth Enthalten in Elsevier Yao, Qijia ELSEVIER Fixed-time neural control for output-constrained synchronization of second-order chaotic systems 2023 Amsterdam [u.a.] (DE-627)ELV009442901 volume:69 year:2017 pages:126-129 extent:4 https://doi.org/10.1016/j.microrel.2016.12.009 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U SSG-OPC-MAT 30.20 Nichtlineare Dynamik VZ 31.00 Mathematik: Allgemeines VZ AR 69 2017 126-129 4 045F 620 |
language |
English |
source |
Enthalten in Fixed-time neural control for output-constrained synchronization of second-order chaotic systems Amsterdam [u.a.] volume:69 year:2017 pages:126-129 extent:4 |
sourceStr |
Enthalten in Fixed-time neural control for output-constrained synchronization of second-order chaotic systems Amsterdam [u.a.] volume:69 year:2017 pages:126-129 extent:4 |
format_phy_str_mv |
Article |
bklname |
Nichtlineare Dynamik Mathematik: Allgemeines |
institution |
findex.gbv.de |
dewey-raw |
620 |
isfreeaccess_bool |
false |
container_title |
Fixed-time neural control for output-constrained synchronization of second-order chaotic systems |
authorswithroles_txt_mv |
Liu, Shanshan @@aut@@ Reviriego, Pedro @@oth@@ Sánchez-Macián, Alfonso @@oth@@ Maestro, Juan Antonio @@oth@@ Xiao, Liyi @@oth@@ |
publishDateDaySort_date |
2017-01-01T00:00:00Z |
hierarchy_top_id |
ELV009442901 |
dewey-sort |
3620 |
id |
ELV036216658 |
language_de |
englisch |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">ELV036216658</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230624025700.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">180603s2017 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1016/j.microrel.2016.12.009</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">GBVA2017022000014.pica</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)ELV036216658</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ELSEVIER)S0026-2714(16)30444-9</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">620</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield><subfield code="q">DE-600</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">510</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">30.20</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">31.00</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Liu, Shanshan</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016)</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2017</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">4</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zzz</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">z</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zu</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity.</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Reviriego, Pedro</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sánchez-Macián, Alfonso</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Maestro, Juan Antonio</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Xiao, Liyi</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="n">Elsevier</subfield><subfield code="a">Yao, Qijia ELSEVIER</subfield><subfield code="t">Fixed-time neural control for output-constrained synchronization of second-order chaotic systems</subfield><subfield code="d">2023</subfield><subfield code="g">Amsterdam [u.a.]</subfield><subfield code="w">(DE-627)ELV009442901</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:69</subfield><subfield code="g">year:2017</subfield><subfield code="g">pages:126-129</subfield><subfield code="g">extent:4</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1016/j.microrel.2016.12.009</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_U</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ELV</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_U</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OPC-MAT</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">30.20</subfield><subfield code="j">Nichtlineare Dynamik</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">31.00</subfield><subfield code="j">Mathematik: Allgemeines</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">69</subfield><subfield code="j">2017</subfield><subfield code="h">126-129</subfield><subfield code="g">4</subfield></datafield><datafield tag="953" ind1=" " ind2=" "><subfield code="2">045F</subfield><subfield code="a">620</subfield></datafield></record></collection>
|
author |
Liu, Shanshan |
spellingShingle |
Liu, Shanshan ddc 620 ddc 510 bkl 30.20 bkl 31.00 Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
authorStr |
Liu, Shanshan |
ppnlink_with_tag_str_mv |
@@773@@(DE-627)ELV009442901 |
format |
electronic Article |
dewey-ones |
620 - Engineering & allied operations 510 - Mathematics |
delete_txt_mv |
keep |
author_role |
aut |
collection |
elsevier |
remote_str |
true |
illustrated |
Not Illustrated |
topic_title |
620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
topic |
ddc 620 ddc 510 bkl 30.20 bkl 31.00 |
topic_unstemmed |
ddc 620 ddc 510 bkl 30.20 bkl 31.00 |
topic_browse |
ddc 620 ddc 510 bkl 30.20 bkl 31.00 |
format_facet |
Elektronische Aufsätze Aufsätze Elektronische Ressource |
format_main_str_mv |
Text Zeitschrift/Artikel |
carriertype_str_mv |
zu |
author2_variant |
p r pr a s m asm j a m ja jam l x lx |
hierarchy_parent_title |
Fixed-time neural control for output-constrained synchronization of second-order chaotic systems |
hierarchy_parent_id |
ELV009442901 |
dewey-tens |
620 - Engineering 510 - Mathematics |
hierarchy_top_title |
Fixed-time neural control for output-constrained synchronization of second-order chaotic systems |
isfreeaccess_txt |
false |
familylinks_str_mv |
(DE-627)ELV009442901 |
title |
Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
ctrlnum |
(DE-627)ELV036216658 (ELSEVIER)S0026-2714(16)30444-9 |
title_full |
Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
author_sort |
Liu, Shanshan |
journal |
Fixed-time neural control for output-constrained synchronization of second-order chaotic systems |
journalStr |
Fixed-time neural control for output-constrained synchronization of second-order chaotic systems |
lang_code |
eng |
isOA_bool |
false |
dewey-hundreds |
600 - Technology 500 - Science |
recordtype |
marc |
publishDateSort |
2017 |
contenttype_str_mv |
zzz |
container_start_page |
126 |
author_browse |
Liu, Shanshan |
container_volume |
69 |
physical |
4 |
class |
620 620 DE-600 510 VZ 30.20 bkl 31.00 bkl |
format_se |
Elektronische Aufsätze |
author-letter |
Liu, Shanshan |
doi_str_mv |
10.1016/j.microrel.2016.12.009 |
dewey-full |
620 510 |
title_sort |
comments on “extend orthogonal latin square codes for 32-bit data protection in memory applications” microelectron. reliab. 63, 278–283 (2016) |
title_auth |
Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
abstract |
Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. |
abstractGer |
Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. |
abstract_unstemmed |
Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity. |
collection_details |
GBV_USEFLAG_U GBV_ELV SYSFLAG_U SSG-OPC-MAT |
title_short |
Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016) |
url |
https://doi.org/10.1016/j.microrel.2016.12.009 |
remote_bool |
true |
author2 |
Reviriego, Pedro Sánchez-Macián, Alfonso Maestro, Juan Antonio Xiao, Liyi |
author2Str |
Reviriego, Pedro Sánchez-Macián, Alfonso Maestro, Juan Antonio Xiao, Liyi |
ppnlink |
ELV009442901 |
mediatype_str_mv |
z |
isOA_txt |
false |
hochschulschrift_bool |
false |
author2_role |
oth oth oth oth |
doi_str |
10.1016/j.microrel.2016.12.009 |
up_date |
2024-07-06T19:36:50.037Z |
_version_ |
1803859641016254464 |
fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">ELV036216658</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230624025700.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">180603s2017 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1016/j.microrel.2016.12.009</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">GBVA2017022000014.pica</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)ELV036216658</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ELSEVIER)S0026-2714(16)30444-9</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">620</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield><subfield code="q">DE-600</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">510</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">30.20</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">31.00</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Liu, Shanshan</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Comments on “Extend orthogonal Latin square codes for 32-bit data protection in memory applications” Microelectron. Reliab. 63, 278–283 (2016)</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2017</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">4</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zzz</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">z</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zu</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Additional extended orthogonal Latin square codes to protect 32-bit data words are presented. The new codes require less parity bits than the ones presented in the original paper at the cost of a moderate overhead in encoding and decoding complexity.</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Reviriego, Pedro</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sánchez-Macián, Alfonso</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Maestro, Juan Antonio</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Xiao, Liyi</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="n">Elsevier</subfield><subfield code="a">Yao, Qijia ELSEVIER</subfield><subfield code="t">Fixed-time neural control for output-constrained synchronization of second-order chaotic systems</subfield><subfield code="d">2023</subfield><subfield code="g">Amsterdam [u.a.]</subfield><subfield code="w">(DE-627)ELV009442901</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:69</subfield><subfield code="g">year:2017</subfield><subfield code="g">pages:126-129</subfield><subfield code="g">extent:4</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1016/j.microrel.2016.12.009</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_U</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ELV</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_U</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OPC-MAT</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">30.20</subfield><subfield code="j">Nichtlineare Dynamik</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">31.00</subfield><subfield code="j">Mathematik: Allgemeines</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">69</subfield><subfield code="j">2017</subfield><subfield code="h">126-129</subfield><subfield code="g">4</subfield></datafield><datafield tag="953" ind1=" " ind2=" "><subfield code="2">045F</subfield><subfield code="a">620</subfield></datafield></record></collection>
|
score |
7.400692 |