A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics
In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming ye...
Ausführliche Beschreibung
Autor*in: |
Honaryar, Masoud [verfasserIn] |
---|
Format: |
E-Artikel |
---|---|
Sprache: |
Englisch |
Erschienen: |
2021transfer abstract |
---|
Schlagwörter: |
---|
Übergeordnetes Werk: |
Enthalten in: Editorial Board - 2016, München |
---|---|
Übergeordnetes Werk: |
volume:137 ; year:2021 ; pages:0 |
Links: |
---|
DOI / URN: |
10.1016/j.aeue.2021.153804 |
---|
Katalog-ID: |
ELV054353556 |
---|
LEADER | 01000caa a22002652 4500 | ||
---|---|---|---|
001 | ELV054353556 | ||
003 | DE-627 | ||
005 | 20230626040032.0 | ||
007 | cr uuu---uuuuu | ||
008 | 210910s2021 xx |||||o 00| ||eng c | ||
024 | 7 | |a 10.1016/j.aeue.2021.153804 |2 doi | |
028 | 5 | 2 | |a /cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica |
035 | |a (DE-627)ELV054353556 | ||
035 | |a (ELSEVIER)S1434-8411(21)00201-6 | ||
040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
041 | |a eng | ||
082 | 0 | 4 | |a 610 |q VZ |
082 | 0 | 4 | |a 370 |q VZ |
100 | 1 | |a Honaryar, Masoud |e verfasserin |4 aut | |
245 | 1 | 0 | |a A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics |
264 | 1 | |c 2021transfer abstract | |
336 | |a nicht spezifiziert |b zzz |2 rdacontent | ||
337 | |a nicht spezifiziert |b z |2 rdamedia | ||
338 | |a nicht spezifiziert |b zu |2 rdacarrier | ||
520 | |a In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. | ||
520 | |a In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. | ||
650 | 7 | |a Binary Schmitt Trigger |2 Elsevier | |
650 | 7 | |a Upper Trigger Point |2 Elsevier | |
650 | 7 | |a Carbon Nanotube |2 Elsevier | |
650 | 7 | |a Ternary Schmitt Trigger |2 Elsevier | |
650 | 7 | |a CNFET |2 Elsevier | |
650 | 7 | |a Lower Trigger Point |2 Elsevier | |
700 | 1 | |a Hosseini, Seied Ali |4 oth | |
700 | 1 | |a Pishgar Komleh, Seyyed Hossein |4 oth | |
773 | 0 | 8 | |i Enthalten in |n Elsevier |t Editorial Board |d 2016 |g München |w (DE-627)ELV019902425 |
773 | 1 | 8 | |g volume:137 |g year:2021 |g pages:0 |
856 | 4 | 0 | |u https://doi.org/10.1016/j.aeue.2021.153804 |3 Volltext |
912 | |a GBV_USEFLAG_U | ||
912 | |a GBV_ELV | ||
912 | |a SYSFLAG_U | ||
951 | |a AR | ||
952 | |d 137 |j 2021 |h 0 |
author_variant |
m h mh |
---|---|
matchkey_str |
honaryarmasoudhosseiniseiedalipishgarkom:2021----:nvloeobnradenrshitrgesaeomlihehlv |
hierarchy_sort_str |
2021transfer abstract |
publishDate |
2021 |
allfields |
10.1016/j.aeue.2021.153804 doi /cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica (DE-627)ELV054353556 (ELSEVIER)S1434-8411(21)00201-6 DE-627 ger DE-627 rakwb eng 610 VZ 370 VZ Honaryar, Masoud verfasserin aut A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics 2021transfer abstract nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point Elsevier Hosseini, Seied Ali oth Pishgar Komleh, Seyyed Hossein oth Enthalten in Elsevier Editorial Board 2016 München (DE-627)ELV019902425 volume:137 year:2021 pages:0 https://doi.org/10.1016/j.aeue.2021.153804 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U AR 137 2021 0 |
spelling |
10.1016/j.aeue.2021.153804 doi /cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica (DE-627)ELV054353556 (ELSEVIER)S1434-8411(21)00201-6 DE-627 ger DE-627 rakwb eng 610 VZ 370 VZ Honaryar, Masoud verfasserin aut A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics 2021transfer abstract nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point Elsevier Hosseini, Seied Ali oth Pishgar Komleh, Seyyed Hossein oth Enthalten in Elsevier Editorial Board 2016 München (DE-627)ELV019902425 volume:137 year:2021 pages:0 https://doi.org/10.1016/j.aeue.2021.153804 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U AR 137 2021 0 |
allfields_unstemmed |
10.1016/j.aeue.2021.153804 doi /cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica (DE-627)ELV054353556 (ELSEVIER)S1434-8411(21)00201-6 DE-627 ger DE-627 rakwb eng 610 VZ 370 VZ Honaryar, Masoud verfasserin aut A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics 2021transfer abstract nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point Elsevier Hosseini, Seied Ali oth Pishgar Komleh, Seyyed Hossein oth Enthalten in Elsevier Editorial Board 2016 München (DE-627)ELV019902425 volume:137 year:2021 pages:0 https://doi.org/10.1016/j.aeue.2021.153804 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U AR 137 2021 0 |
allfieldsGer |
10.1016/j.aeue.2021.153804 doi /cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica (DE-627)ELV054353556 (ELSEVIER)S1434-8411(21)00201-6 DE-627 ger DE-627 rakwb eng 610 VZ 370 VZ Honaryar, Masoud verfasserin aut A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics 2021transfer abstract nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point Elsevier Hosseini, Seied Ali oth Pishgar Komleh, Seyyed Hossein oth Enthalten in Elsevier Editorial Board 2016 München (DE-627)ELV019902425 volume:137 year:2021 pages:0 https://doi.org/10.1016/j.aeue.2021.153804 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U AR 137 2021 0 |
allfieldsSound |
10.1016/j.aeue.2021.153804 doi /cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica (DE-627)ELV054353556 (ELSEVIER)S1434-8411(21)00201-6 DE-627 ger DE-627 rakwb eng 610 VZ 370 VZ Honaryar, Masoud verfasserin aut A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics 2021transfer abstract nicht spezifiziert zzz rdacontent nicht spezifiziert z rdamedia nicht spezifiziert zu rdacarrier In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point Elsevier Hosseini, Seied Ali oth Pishgar Komleh, Seyyed Hossein oth Enthalten in Elsevier Editorial Board 2016 München (DE-627)ELV019902425 volume:137 year:2021 pages:0 https://doi.org/10.1016/j.aeue.2021.153804 Volltext GBV_USEFLAG_U GBV_ELV SYSFLAG_U AR 137 2021 0 |
language |
English |
source |
Enthalten in Editorial Board München volume:137 year:2021 pages:0 |
sourceStr |
Enthalten in Editorial Board München volume:137 year:2021 pages:0 |
format_phy_str_mv |
Article |
institution |
findex.gbv.de |
topic_facet |
Binary Schmitt Trigger Upper Trigger Point Carbon Nanotube Ternary Schmitt Trigger CNFET Lower Trigger Point |
dewey-raw |
610 |
isfreeaccess_bool |
false |
container_title |
Editorial Board |
authorswithroles_txt_mv |
Honaryar, Masoud @@aut@@ Hosseini, Seied Ali @@oth@@ Pishgar Komleh, Seyyed Hossein @@oth@@ |
publishDateDaySort_date |
2021-01-01T00:00:00Z |
hierarchy_top_id |
ELV019902425 |
dewey-sort |
3610 |
id |
ELV054353556 |
language_de |
englisch |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">ELV054353556</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230626040032.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">210910s2021 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1016/j.aeue.2021.153804</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">/cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)ELV054353556</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ELSEVIER)S1434-8411(21)00201-6</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">610</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">370</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Honaryar, Masoud</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2021transfer abstract</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zzz</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">z</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zu</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Binary Schmitt Trigger</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Upper Trigger Point</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Carbon Nanotube</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Ternary Schmitt Trigger</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">CNFET</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Lower Trigger Point</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hosseini, Seied Ali</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Pishgar Komleh, Seyyed Hossein</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="n">Elsevier</subfield><subfield code="t">Editorial Board</subfield><subfield code="d">2016</subfield><subfield code="g">München</subfield><subfield code="w">(DE-627)ELV019902425</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:137</subfield><subfield code="g">year:2021</subfield><subfield code="g">pages:0</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1016/j.aeue.2021.153804</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_U</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ELV</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_U</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">137</subfield><subfield code="j">2021</subfield><subfield code="h">0</subfield></datafield></record></collection>
|
author |
Honaryar, Masoud |
spellingShingle |
Honaryar, Masoud ddc 610 ddc 370 Elsevier Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics |
authorStr |
Honaryar, Masoud |
ppnlink_with_tag_str_mv |
@@773@@(DE-627)ELV019902425 |
format |
electronic Article |
dewey-ones |
610 - Medicine & health 370 - Education |
delete_txt_mv |
keep |
author_role |
aut |
collection |
elsevier |
remote_str |
true |
illustrated |
Not Illustrated |
topic_title |
610 VZ 370 VZ A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point Elsevier |
topic |
ddc 610 ddc 370 Elsevier Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point |
topic_unstemmed |
ddc 610 ddc 370 Elsevier Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point |
topic_browse |
ddc 610 ddc 370 Elsevier Binary Schmitt Trigger Elsevier Upper Trigger Point Elsevier Carbon Nanotube Elsevier Ternary Schmitt Trigger Elsevier CNFET Elsevier Lower Trigger Point |
format_facet |
Elektronische Aufsätze Aufsätze Elektronische Ressource |
format_main_str_mv |
Text Zeitschrift/Artikel |
carriertype_str_mv |
zu |
author2_variant |
s a h sa sah k s h p ksh kshp |
hierarchy_parent_title |
Editorial Board |
hierarchy_parent_id |
ELV019902425 |
dewey-tens |
610 - Medicine & health 370 - Education |
hierarchy_top_title |
Editorial Board |
isfreeaccess_txt |
false |
familylinks_str_mv |
(DE-627)ELV019902425 |
title |
A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics |
ctrlnum |
(DE-627)ELV054353556 (ELSEVIER)S1434-8411(21)00201-6 |
title_full |
A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics |
author_sort |
Honaryar, Masoud |
journal |
Editorial Board |
journalStr |
Editorial Board |
lang_code |
eng |
isOA_bool |
false |
dewey-hundreds |
600 - Technology 300 - Social sciences |
recordtype |
marc |
publishDateSort |
2021 |
contenttype_str_mv |
zzz |
container_start_page |
0 |
author_browse |
Honaryar, Masoud |
container_volume |
137 |
class |
610 VZ 370 VZ |
format_se |
Elektronische Aufsätze |
author-letter |
Honaryar, Masoud |
doi_str_mv |
10.1016/j.aeue.2021.153804 |
dewey-full |
610 370 |
title_sort |
a novel model of binary and ternary schmitt triggers based on multi-threshold voltage in nanoelectronics |
title_auth |
A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics |
abstract |
In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. |
abstractGer |
In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. |
abstract_unstemmed |
In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations. |
collection_details |
GBV_USEFLAG_U GBV_ELV SYSFLAG_U |
title_short |
A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics |
url |
https://doi.org/10.1016/j.aeue.2021.153804 |
remote_bool |
true |
author2 |
Hosseini, Seied Ali Pishgar Komleh, Seyyed Hossein |
author2Str |
Hosseini, Seied Ali Pishgar Komleh, Seyyed Hossein |
ppnlink |
ELV019902425 |
mediatype_str_mv |
z |
isOA_txt |
false |
hochschulschrift_bool |
false |
author2_role |
oth oth |
doi_str |
10.1016/j.aeue.2021.153804 |
up_date |
2024-07-06T21:29:48.910Z |
_version_ |
1803866749178740736 |
fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">ELV054353556</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230626040032.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">210910s2021 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1016/j.aeue.2021.153804</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">/cbs_pica/cbs_olc/import_discovery/elsevier/einzuspielen/GBV00000000001442.pica</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)ELV054353556</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ELSEVIER)S1434-8411(21)00201-6</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">610</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">370</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Honaryar, Masoud</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A novel model of binary and ternary Schmitt triggers based on multi-threshold voltage in nanoelectronics</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2021transfer abstract</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zzz</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">z</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">nicht spezifiziert</subfield><subfield code="b">zu</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations.</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">In the recent years, the scaling of the CMOS technology, resulting in further reduction of dimensions, has become a severe challenge. The technology of carbon nanotube transistor (CNFET) is one of the most promising ones to replace CMOS. It is, in fact, expected to be commercialized in the coming years. In this paper, as the first step, a binary Schmitt trigger (Binary-ST) is proposed, in which setting the upper trigger point (UTP) and lower trigger point (LTP) is possible separately by only changing the diameter of nanotubes for the two CNFETs used in the input. On the basis of this feature, two Schmitt triggers are designed: Positive Schmitt trigger (POS-ST), in which UTP and LTP are greater than VDD/2, and the negative Schmitt trigger (NEG-ST), in which UTP and LTP are less than VDD/2. In the second step, due to combining these two binary Schmitt triggers, the first ternary Schmitt trigger(Ternary-ST) in nanoelectronics is introduced. Simulation results using Stanford CNFET model at 32 nm technology suggest that in the proposed binary Schmitt trigger, in addition to simply adjusting the UTP and LTP and high input resistance, PDP and EDP were improved about 18% and 25% respectively, as compared to the best work with CNFET. Also, the first proposed ternary Schmitt trigger in nanoelectronics displayed a correct operation and proper performance. The proposed circuits were evaluated under temperature, load and process variation, thus confirming the proper stability and ternary Schmitt trigger performance is insensitive against PVT variations.</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Binary Schmitt Trigger</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Upper Trigger Point</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Carbon Nanotube</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Ternary Schmitt Trigger</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">CNFET</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Lower Trigger Point</subfield><subfield code="2">Elsevier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hosseini, Seied Ali</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Pishgar Komleh, Seyyed Hossein</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="n">Elsevier</subfield><subfield code="t">Editorial Board</subfield><subfield code="d">2016</subfield><subfield code="g">München</subfield><subfield code="w">(DE-627)ELV019902425</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:137</subfield><subfield code="g">year:2021</subfield><subfield code="g">pages:0</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1016/j.aeue.2021.153804</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_U</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ELV</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_U</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">137</subfield><subfield code="j">2021</subfield><subfield code="h">0</subfield></datafield></record></collection>
|
score |
7.401202 |