Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems
Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperat...
Ausführliche Beschreibung
Gespeichert in:
| Autor*in: |
Vaddina, Kameswar Rao [verfasserIn] Liljeberg, Pasi [verfasserIn] Plosila, Juha [verfasserIn] |
|---|
| Format: |
E-Artikel |
|---|---|
| Sprache: |
Englisch |
| Erschienen: |
2013 |
|---|
| Umfang: |
1 Online-Ressource |
|---|
| Übergeordnetes Werk: |
Enthalten in: International journal of adaptive, resilient and autonomic systems - Hershey, Pa : IGI Global, 2010, 4(2013), 3, Seite 61-81 |
|---|---|
| Übergeordnetes Werk: |
volume:4 ; year:2013 ; number:3 ; pages:61-81 |
| Links: |
|---|
| DOI / URN: |
10.4018/jaras.2013070104 |
|---|
| Katalog-ID: |
NLEJ251787745 |
|---|
| LEADER | 01000caa a22002652 4500 | ||
|---|---|---|---|
| 001 | NLEJ251787745 | ||
| 003 | DE-627 | ||
| 005 | 20231205143831.0 | ||
| 007 | cr uuu---uuuuu | ||
| 008 | 231128s2013 xx |||||o 00| ||eng c | ||
| 024 | 7 | |a 10.4018/jaras.2013070104 |2 doi | |
| 035 | |a (DE-627)NLEJ251787745 | ||
| 035 | |a (VZGNL)10.4018/jaras.2013070104 | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 100 | 1 | |a Vaddina, Kameswar Rao |e verfasserin |4 aut | |
| 245 | 1 | 0 | |a Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| 264 | 1 | |c 2013 | |
| 300 | |a 1 Online-Ressource | ||
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a Computermedien |b c |2 rdamedia | ||
| 338 | |a Online-Ressource |b cr |2 rdacarrier | ||
| 520 | |a Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping | ||
| 653 | |a Hotspots |a Stacked Integrated Circuits (ICs) |a Thermal Analysis |a Thermal Management |a Thermal Modeling |a Three-Dimensional (3D) Networks-on-Chip | ||
| 700 | 1 | |a Liljeberg, Pasi |e verfasserin |4 aut | |
| 700 | 1 | |a Plosila, Juha |e verfasserin |4 aut | |
| 773 | 0 | 8 | |i Enthalten in |t International journal of adaptive, resilient and autonomic systems |d Hershey, Pa : IGI Global, 2010 |g 4(2013), 3, Seite 61-81 |h Online-Ressource |w (DE-627)NLEJ244418640 |w (DE-600)2695784-X |x 1947-9239 |7 nnns |
| 773 | 1 | 8 | |g volume:4 |g year:2013 |g number:3 |g pages:61-81 |
| 856 | 4 | 0 | |u http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 |m X:IGIG |x Verlag |z Deutschlandweit zugänglich |
| 856 | 4 | 2 | |u http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true |3 Abstract |
| 912 | |a ZDB-1-GIS | ||
| 912 | |a GBV_NL_ARTICLE | ||
| 951 | |a AR | ||
| 952 | |d 4 |j 2013 |e 3 |h 61-81 | ||
| author_variant |
k r v kr krv p l pl j p jp |
|---|---|
| matchkey_str |
article:19479239:2013----::xlrtootmeauewrpaeetprahsn |
| hierarchy_sort_str |
2013 |
| publishDate |
2013 |
| allfields |
10.4018/jaras.2013070104 doi (DE-627)NLEJ251787745 (VZGNL)10.4018/jaras.2013070104 DE-627 ger DE-627 rakwb eng Vaddina, Kameswar Rao verfasserin aut Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems 2013 1 Online-Ressource Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping Hotspots Stacked Integrated Circuits (ICs) Thermal Analysis Thermal Management Thermal Modeling Three-Dimensional (3D) Networks-on-Chip Liljeberg, Pasi verfasserin aut Plosila, Juha verfasserin aut Enthalten in International journal of adaptive, resilient and autonomic systems Hershey, Pa : IGI Global, 2010 4(2013), 3, Seite 61-81 Online-Ressource (DE-627)NLEJ244418640 (DE-600)2695784-X 1947-9239 nnns volume:4 year:2013 number:3 pages:61-81 http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 X:IGIG Verlag Deutschlandweit zugänglich http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true Abstract ZDB-1-GIS GBV_NL_ARTICLE AR 4 2013 3 61-81 |
| spelling |
10.4018/jaras.2013070104 doi (DE-627)NLEJ251787745 (VZGNL)10.4018/jaras.2013070104 DE-627 ger DE-627 rakwb eng Vaddina, Kameswar Rao verfasserin aut Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems 2013 1 Online-Ressource Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping Hotspots Stacked Integrated Circuits (ICs) Thermal Analysis Thermal Management Thermal Modeling Three-Dimensional (3D) Networks-on-Chip Liljeberg, Pasi verfasserin aut Plosila, Juha verfasserin aut Enthalten in International journal of adaptive, resilient and autonomic systems Hershey, Pa : IGI Global, 2010 4(2013), 3, Seite 61-81 Online-Ressource (DE-627)NLEJ244418640 (DE-600)2695784-X 1947-9239 nnns volume:4 year:2013 number:3 pages:61-81 http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 X:IGIG Verlag Deutschlandweit zugänglich http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true Abstract ZDB-1-GIS GBV_NL_ARTICLE AR 4 2013 3 61-81 |
| allfields_unstemmed |
10.4018/jaras.2013070104 doi (DE-627)NLEJ251787745 (VZGNL)10.4018/jaras.2013070104 DE-627 ger DE-627 rakwb eng Vaddina, Kameswar Rao verfasserin aut Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems 2013 1 Online-Ressource Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping Hotspots Stacked Integrated Circuits (ICs) Thermal Analysis Thermal Management Thermal Modeling Three-Dimensional (3D) Networks-on-Chip Liljeberg, Pasi verfasserin aut Plosila, Juha verfasserin aut Enthalten in International journal of adaptive, resilient and autonomic systems Hershey, Pa : IGI Global, 2010 4(2013), 3, Seite 61-81 Online-Ressource (DE-627)NLEJ244418640 (DE-600)2695784-X 1947-9239 nnns volume:4 year:2013 number:3 pages:61-81 http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 X:IGIG Verlag Deutschlandweit zugänglich http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true Abstract ZDB-1-GIS GBV_NL_ARTICLE AR 4 2013 3 61-81 |
| allfieldsGer |
10.4018/jaras.2013070104 doi (DE-627)NLEJ251787745 (VZGNL)10.4018/jaras.2013070104 DE-627 ger DE-627 rakwb eng Vaddina, Kameswar Rao verfasserin aut Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems 2013 1 Online-Ressource Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping Hotspots Stacked Integrated Circuits (ICs) Thermal Analysis Thermal Management Thermal Modeling Three-Dimensional (3D) Networks-on-Chip Liljeberg, Pasi verfasserin aut Plosila, Juha verfasserin aut Enthalten in International journal of adaptive, resilient and autonomic systems Hershey, Pa : IGI Global, 2010 4(2013), 3, Seite 61-81 Online-Ressource (DE-627)NLEJ244418640 (DE-600)2695784-X 1947-9239 nnns volume:4 year:2013 number:3 pages:61-81 http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 X:IGIG Verlag Deutschlandweit zugänglich http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true Abstract ZDB-1-GIS GBV_NL_ARTICLE AR 4 2013 3 61-81 |
| allfieldsSound |
10.4018/jaras.2013070104 doi (DE-627)NLEJ251787745 (VZGNL)10.4018/jaras.2013070104 DE-627 ger DE-627 rakwb eng Vaddina, Kameswar Rao verfasserin aut Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems 2013 1 Online-Ressource Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping Hotspots Stacked Integrated Circuits (ICs) Thermal Analysis Thermal Management Thermal Modeling Three-Dimensional (3D) Networks-on-Chip Liljeberg, Pasi verfasserin aut Plosila, Juha verfasserin aut Enthalten in International journal of adaptive, resilient and autonomic systems Hershey, Pa : IGI Global, 2010 4(2013), 3, Seite 61-81 Online-Ressource (DE-627)NLEJ244418640 (DE-600)2695784-X 1947-9239 nnns volume:4 year:2013 number:3 pages:61-81 http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 X:IGIG Verlag Deutschlandweit zugänglich http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true Abstract ZDB-1-GIS GBV_NL_ARTICLE AR 4 2013 3 61-81 |
| language |
English |
| source |
Enthalten in International journal of adaptive, resilient and autonomic systems 4(2013), 3, Seite 61-81 volume:4 year:2013 number:3 pages:61-81 |
| sourceStr |
Enthalten in International journal of adaptive, resilient and autonomic systems 4(2013), 3, Seite 61-81 volume:4 year:2013 number:3 pages:61-81 |
| format_phy_str_mv |
Article |
| institution |
findex.gbv.de |
| topic_facet |
Hotspots Stacked Integrated Circuits (ICs) Thermal Analysis Thermal Management Thermal Modeling Three-Dimensional (3D) Networks-on-Chip |
| isfreeaccess_bool |
false |
| container_title |
International journal of adaptive, resilient and autonomic systems |
| authorswithroles_txt_mv |
Vaddina, Kameswar Rao @@aut@@ Liljeberg, Pasi @@aut@@ Plosila, Juha @@aut@@ |
| publishDateDaySort_date |
2013-01-01T00:00:00Z |
| hierarchy_top_id |
NLEJ244418640 |
| id |
NLEJ251787745 |
| language_de |
englisch |
| fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">NLEJ251787745</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20231205143831.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">231128s2013 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.4018/jaras.2013070104</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)NLEJ251787745</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(VZGNL)10.4018/jaras.2013070104</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Vaddina, Kameswar Rao</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2013</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping</subfield></datafield><datafield tag="653" ind1=" " ind2=" "><subfield code="a">Hotspots</subfield><subfield code="a">Stacked Integrated Circuits (ICs)</subfield><subfield code="a">Thermal Analysis</subfield><subfield code="a">Thermal Management</subfield><subfield code="a">Thermal Modeling</subfield><subfield code="a">Three-Dimensional (3D) Networks-on-Chip</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Liljeberg, Pasi</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Plosila, Juha</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">International journal of adaptive, resilient and autonomic systems</subfield><subfield code="d">Hershey, Pa : IGI Global, 2010</subfield><subfield code="g">4(2013), 3, Seite 61-81</subfield><subfield code="h">Online-Ressource</subfield><subfield code="w">(DE-627)NLEJ244418640</subfield><subfield code="w">(DE-600)2695784-X</subfield><subfield code="x">1947-9239</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:4</subfield><subfield code="g">year:2013</subfield><subfield code="g">number:3</subfield><subfield code="g">pages:61-81</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104</subfield><subfield code="m">X:IGIG</subfield><subfield code="x">Verlag</subfield><subfield code="z">Deutschlandweit zugänglich</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="u">http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true</subfield><subfield code="3">Abstract</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-1-GIS</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_NL_ARTICLE</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">4</subfield><subfield code="j">2013</subfield><subfield code="e">3</subfield><subfield code="h">61-81</subfield></datafield></record></collection>
|
| author |
Vaddina, Kameswar Rao |
| spellingShingle |
Vaddina, Kameswar Rao misc Hotspots Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| authorStr |
Vaddina, Kameswar Rao |
| ppnlink_with_tag_str_mv |
@@773@@(DE-627)NLEJ244418640 |
| format |
electronic Article |
| delete_txt_mv |
keep |
| author_role |
aut aut aut |
| collection |
NL |
| remote_str |
true |
| illustrated |
Not Illustrated |
| issn |
1947-9239 |
| topic_title |
Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| topic |
misc Hotspots |
| topic_unstemmed |
misc Hotspots |
| topic_browse |
misc Hotspots |
| format_facet |
Elektronische Aufsätze Aufsätze Elektronische Ressource |
| format_main_str_mv |
Text Zeitschrift/Artikel |
| carriertype_str_mv |
cr |
| hierarchy_parent_title |
International journal of adaptive, resilient and autonomic systems |
| hierarchy_parent_id |
NLEJ244418640 |
| hierarchy_top_title |
International journal of adaptive, resilient and autonomic systems |
| isfreeaccess_txt |
false |
| familylinks_str_mv |
(DE-627)NLEJ244418640 (DE-600)2695784-X |
| title |
Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| ctrlnum |
(DE-627)NLEJ251787745 (VZGNL)10.4018/jaras.2013070104 |
| title_full |
Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| author_sort |
Vaddina, Kameswar Rao |
| journal |
International journal of adaptive, resilient and autonomic systems |
| journalStr |
International journal of adaptive, resilient and autonomic systems |
| lang_code |
eng |
| isOA_bool |
false |
| recordtype |
marc |
| publishDateSort |
2013 |
| contenttype_str_mv |
txt |
| container_start_page |
61 |
| author_browse |
Vaddina, Kameswar Rao Liljeberg, Pasi Plosila, Juha |
| container_volume |
4 |
| physical |
1 Online-Ressource |
| format_se |
Elektronische Aufsätze |
| author-letter |
Vaddina, Kameswar Rao |
| doi_str_mv |
10.4018/jaras.2013070104 |
| author2-role |
verfasserin |
| title_sort |
exploration of temperature-aware placement approaches in 2d and 3d stacked systems |
| title_auth |
Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| abstract |
Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping |
| abstractGer |
Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping |
| abstract_unstemmed |
Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping |
| collection_details |
ZDB-1-GIS GBV_NL_ARTICLE |
| container_issue |
3 |
| title_short |
Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems |
| url |
http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104 http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true |
| remote_bool |
true |
| author2 |
Liljeberg, Pasi Plosila, Juha |
| author2Str |
Liljeberg, Pasi Plosila, Juha |
| ppnlink |
NLEJ244418640 |
| mediatype_str_mv |
c |
| isOA_txt |
false |
| hochschulschrift_bool |
false |
| doi_str |
10.4018/jaras.2013070104 |
| up_date |
2024-07-06T11:36:31.765Z |
| _version_ |
1803829422866825216 |
| fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">NLEJ251787745</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20231205143831.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">231128s2013 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.4018/jaras.2013070104</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)NLEJ251787745</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(VZGNL)10.4018/jaras.2013070104</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Vaddina, Kameswar Rao</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Exploration of Temperature-Aware Placement Approaches in 2D and 3D Stacked Systems</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2013</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Technology scaling has brought about dramatic rises in the on-chip power density of modern microprocessors. This has led to greater scrutiny and awareness of thermal management techniques which allows to uphold the thermal integrity of the chip. Higher temperatures or uneven distribution of temperatures result in timing uncertainties which induces performance and reliability concerns for the system. Future thermal problems would include 3D circuits. Three-dimensional technology offers greater device integration, reduced signal delay and reduced interconnect power. It also provides greater design flexibility by allowing heterogeneous integration. However, 3D technology also exacerbates the on-chip thermal issues and increases packaging and cooling costs. In order to resolve these issues, and avoid high and uneven temperatures, accurate thermal modeling and analysis, and thermal-aware placement optimizations are essential before tapeout. This paper presents an exploration of temperature-aware placement approaches in both the 2D and 3D stacked systems. Various thermal models were developed to investigate the effect of uniform power distribution, thermal-aware placement in 2D chips and 3D stacked systems on the thermal performance of the system thereby providing with metrics which can be used for thermal-aware mapping</subfield></datafield><datafield tag="653" ind1=" " ind2=" "><subfield code="a">Hotspots</subfield><subfield code="a">Stacked Integrated Circuits (ICs)</subfield><subfield code="a">Thermal Analysis</subfield><subfield code="a">Thermal Management</subfield><subfield code="a">Thermal Modeling</subfield><subfield code="a">Three-Dimensional (3D) Networks-on-Chip</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Liljeberg, Pasi</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Plosila, Juha</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">International journal of adaptive, resilient and autonomic systems</subfield><subfield code="d">Hershey, Pa : IGI Global, 2010</subfield><subfield code="g">4(2013), 3, Seite 61-81</subfield><subfield code="h">Online-Ressource</subfield><subfield code="w">(DE-627)NLEJ244418640</subfield><subfield code="w">(DE-600)2695784-X</subfield><subfield code="x">1947-9239</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:4</subfield><subfield code="g">year:2013</subfield><subfield code="g">number:3</subfield><subfield code="g">pages:61-81</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104</subfield><subfield code="m">X:IGIG</subfield><subfield code="x">Verlag</subfield><subfield code="z">Deutschlandweit zugänglich</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="u">http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/jaras.2013070104&buylink=true</subfield><subfield code="3">Abstract</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-1-GIS</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_NL_ARTICLE</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">4</subfield><subfield code="j">2013</subfield><subfield code="e">3</subfield><subfield code="h">61-81</subfield></datafield></record></collection>
|
| score |
7.4012003 |