An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors

Gespeichert in:

Autor*in:	Shi, Weisong [verfasserIn] Hu, Weiwu Zhu, Ming

Format:	Artikel

Erschienen:	1997

Umfang:	8

Übergeordnetes Werk:	Enthalten in: Computer architecture news - New York, NY : ACM, 1972, 25(1997), 5, Seite 2-9
Übergeordnetes Werk:	volume:25 ; year:1997 ; number:5 ; pages:2-9 ; extent:8

Katalog-ID:	OLC1529217148

Internformat


LEADER	01000caa a22002652 4500
001	OLC1529217148
003	DE-627
005	20230704181353.0
007	tu
008	980209s1997 xx \|\|\|\|\| 00\| \|\|und c
028	5	2	\|a SW980203
035			\|a (DE-627)OLC1529217148
035			\|a (DE-599)GBVOLC1529217148
040			\|a DE-627 \|b ger \|c DE-627 \|e rakwb
082	0	4	\|a 004
100	1		\|a Shi, Weisong \|e verfasserin \|4 aut
245	1	3	\|a An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
264		1	\|c 1997
300			\|a 8
336			\|a Text \|b txt \|2 rdacontent
337			\|a ohne Hilfsmittel zu benutzen \|b n \|2 rdamedia
338			\|a Band \|b nc \|2 rdacarrier
700	1		\|a Hu, Weiwu \|4 oth
700	1		\|a Zhu, Ming \|4 oth
773	0	8	\|i Enthalten in \|t Computer architecture news \|d New York, NY : ACM, 1972 \|g 25(1997), 5, Seite 2-9 \|w (DE-627)129397881 \|w (DE-600)186012-4 \|w (DE-576)014781093 \|x 0163-5964 \|7 nnns
773	1	8	\|g volume:25 \|g year:1997 \|g number:5 \|g pages:2-9 \|g extent:8
912			\|a GBV_USEFLAG_A
912			\|a SYSFLAG_A
912			\|a GBV_OLC
912			\|a SSG-OLC-MAT
912			\|a GBV_ILN_22
912			\|a GBV_ILN_31
912			\|a GBV_ILN_40
912			\|a GBV_ILN_62
912			\|a GBV_ILN_70
912			\|a GBV_ILN_105
912			\|a GBV_ILN_134
912			\|a GBV_ILN_2005
912			\|a GBV_ILN_2006
912			\|a GBV_ILN_2009
912			\|a GBV_ILN_2016
912			\|a GBV_ILN_2020
912			\|a GBV_ILN_2021
912			\|a GBV_ILN_4082
912			\|a GBV_ILN_4116
912			\|a GBV_ILN_4266
912			\|a GBV_ILN_4307
912			\|a GBV_ILN_4310
912			\|a GBV_ILN_4311
912			\|a GBV_ILN_4318
912			\|a GBV_ILN_4324
912			\|a GBV_ILN_4700
951			\|a AR
952			\|d 25 \|j 1997 \|e 5 \|h 2-9 \|g 8

Indexfelder

author_variant	w s ws
matchkey_str	article:01635964:1997----::nnoaiemlmnainodrcoyaecceoeecisa
hierarchy_sort_str	1997
publishDate	1997
allfields	SW980203 (DE-627)OLC1529217148 (DE-599)GBVOLC1529217148 DE-627 ger DE-627 rakwb 004 Shi, Weisong verfasserin aut An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors 1997 8 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Hu, Weiwu oth Zhu, Ming oth Enthalten in Computer architecture news New York, NY : ACM, 1972 25(1997), 5, Seite 2-9 (DE-627)129397881 (DE-600)186012-4 (DE-576)014781093 0163-5964 nnns volume:25 year:1997 number:5 pages:2-9 extent:8 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_22 GBV_ILN_31 GBV_ILN_40 GBV_ILN_62 GBV_ILN_70 GBV_ILN_105 GBV_ILN_134 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_4082 GBV_ILN_4116 GBV_ILN_4266 GBV_ILN_4307 GBV_ILN_4310 GBV_ILN_4311 GBV_ILN_4318 GBV_ILN_4324 GBV_ILN_4700 AR 25 1997 5 2-9 8
spelling	SW980203 (DE-627)OLC1529217148 (DE-599)GBVOLC1529217148 DE-627 ger DE-627 rakwb 004 Shi, Weisong verfasserin aut An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors 1997 8 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Hu, Weiwu oth Zhu, Ming oth Enthalten in Computer architecture news New York, NY : ACM, 1972 25(1997), 5, Seite 2-9 (DE-627)129397881 (DE-600)186012-4 (DE-576)014781093 0163-5964 nnns volume:25 year:1997 number:5 pages:2-9 extent:8 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_22 GBV_ILN_31 GBV_ILN_40 GBV_ILN_62 GBV_ILN_70 GBV_ILN_105 GBV_ILN_134 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_4082 GBV_ILN_4116 GBV_ILN_4266 GBV_ILN_4307 GBV_ILN_4310 GBV_ILN_4311 GBV_ILN_4318 GBV_ILN_4324 GBV_ILN_4700 AR 25 1997 5 2-9 8
allfields_unstemmed	SW980203 (DE-627)OLC1529217148 (DE-599)GBVOLC1529217148 DE-627 ger DE-627 rakwb 004 Shi, Weisong verfasserin aut An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors 1997 8 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Hu, Weiwu oth Zhu, Ming oth Enthalten in Computer architecture news New York, NY : ACM, 1972 25(1997), 5, Seite 2-9 (DE-627)129397881 (DE-600)186012-4 (DE-576)014781093 0163-5964 nnns volume:25 year:1997 number:5 pages:2-9 extent:8 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_22 GBV_ILN_31 GBV_ILN_40 GBV_ILN_62 GBV_ILN_70 GBV_ILN_105 GBV_ILN_134 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_4082 GBV_ILN_4116 GBV_ILN_4266 GBV_ILN_4307 GBV_ILN_4310 GBV_ILN_4311 GBV_ILN_4318 GBV_ILN_4324 GBV_ILN_4700 AR 25 1997 5 2-9 8
allfieldsGer	SW980203 (DE-627)OLC1529217148 (DE-599)GBVOLC1529217148 DE-627 ger DE-627 rakwb 004 Shi, Weisong verfasserin aut An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors 1997 8 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Hu, Weiwu oth Zhu, Ming oth Enthalten in Computer architecture news New York, NY : ACM, 1972 25(1997), 5, Seite 2-9 (DE-627)129397881 (DE-600)186012-4 (DE-576)014781093 0163-5964 nnns volume:25 year:1997 number:5 pages:2-9 extent:8 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_22 GBV_ILN_31 GBV_ILN_40 GBV_ILN_62 GBV_ILN_70 GBV_ILN_105 GBV_ILN_134 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_4082 GBV_ILN_4116 GBV_ILN_4266 GBV_ILN_4307 GBV_ILN_4310 GBV_ILN_4311 GBV_ILN_4318 GBV_ILN_4324 GBV_ILN_4700 AR 25 1997 5 2-9 8
allfieldsSound	SW980203 (DE-627)OLC1529217148 (DE-599)GBVOLC1529217148 DE-627 ger DE-627 rakwb 004 Shi, Weisong verfasserin aut An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors 1997 8 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Hu, Weiwu oth Zhu, Ming oth Enthalten in Computer architecture news New York, NY : ACM, 1972 25(1997), 5, Seite 2-9 (DE-627)129397881 (DE-600)186012-4 (DE-576)014781093 0163-5964 nnns volume:25 year:1997 number:5 pages:2-9 extent:8 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_22 GBV_ILN_31 GBV_ILN_40 GBV_ILN_62 GBV_ILN_70 GBV_ILN_105 GBV_ILN_134 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_4082 GBV_ILN_4116 GBV_ILN_4266 GBV_ILN_4307 GBV_ILN_4310 GBV_ILN_4311 GBV_ILN_4318 GBV_ILN_4324 GBV_ILN_4700 AR 25 1997 5 2-9 8
source	Enthalten in Computer architecture news 25(1997), 5, Seite 2-9 volume:25 year:1997 number:5 pages:2-9 extent:8
sourceStr	Enthalten in Computer architecture news 25(1997), 5, Seite 2-9 volume:25 year:1997 number:5 pages:2-9 extent:8
format_phy_str_mv	Article
institution	findex.gbv.de
dewey-raw	004
isfreeaccess_bool	false
container_title	Computer architecture news
authorswithroles_txt_mv	Shi, Weisong @@aut@@ Hu, Weiwu @@oth@@ Zhu, Ming @@oth@@
publishDateDaySort_date	1997-01-01T00:00:00Z
hierarchy_top_id	129397881
dewey-sort	14
id	OLC1529217148
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC1529217148</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230704181353.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">980209s1997 xx \|\|\|\|\| 00\| \|\|und c</controlfield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">SW980203</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1529217148</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1529217148</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">004</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Shi, Weisong</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="3"><subfield code="a">An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1997</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">8</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hu, Weiwu</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Zhu, Ming</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Computer architecture news</subfield><subfield code="d">New York, NY : ACM, 1972</subfield><subfield code="g">25(1997), 5, Seite 2-9</subfield><subfield code="w">(DE-627)129397881</subfield><subfield code="w">(DE-600)186012-4</subfield><subfield code="w">(DE-576)014781093</subfield><subfield code="x">0163-5964</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:25</subfield><subfield code="g">year:1997</subfield><subfield code="g">number:5</subfield><subfield code="g">pages:2-9</subfield><subfield code="g">extent:8</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_31</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_62</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_105</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_134</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2005</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2009</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2016</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2020</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4082</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4116</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4266</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4307</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4310</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4311</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4318</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4324</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4700</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">25</subfield><subfield code="j">1997</subfield><subfield code="e">5</subfield><subfield code="h">2-9</subfield><subfield code="g">8</subfield></datafield></record></collection>
author	Shi, Weisong
spellingShingle	Shi, Weisong ddc 004 An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
authorStr	Shi, Weisong
ppnlink_with_tag_str_mv	@@773@@(DE-627)129397881
format	Article
dewey-ones	004 - Data processing & computer science
delete_txt_mv	keep
author_role	aut
collection	OLC
remote_str	false
illustrated	Not Illustrated
issn	0163-5964
topic_title	004 An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
topic	ddc 004
topic_unstemmed	ddc 004
topic_browse	ddc 004
format_facet	Aufsätze Gedruckte Aufsätze
format_main_str_mv	Text Zeitschrift/Artikel
carriertype_str_mv	nc
author2_variant	w h wh m z mz
hierarchy_parent_title	Computer architecture news
hierarchy_parent_id	129397881
dewey-tens	000 - Computer science, knowledge & systems
hierarchy_top_title	Computer architecture news
isfreeaccess_txt	false
familylinks_str_mv	(DE-627)129397881 (DE-600)186012-4 (DE-576)014781093
title	An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
ctrlnum	(DE-627)OLC1529217148 (DE-599)GBVOLC1529217148
title_full	An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
author_sort	Shi, Weisong
journal	Computer architecture news
journalStr	Computer architecture news
isOA_bool	false
dewey-hundreds	000 - Computer science, information & general works
recordtype	marc
publishDateSort	1997
contenttype_str_mv	txt
container_start_page	2
author_browse	Shi, Weisong
container_volume	25
physical	8
class	004
format_se	Aufsätze
author-letter	Shi, Weisong
dewey-full	004
title_sort	innovative implementation for directory-based cache coherence in shared memory multiprocessors
title_auth	An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
collection_details	GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_22 GBV_ILN_31 GBV_ILN_40 GBV_ILN_62 GBV_ILN_70 GBV_ILN_105 GBV_ILN_134 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_4082 GBV_ILN_4116 GBV_ILN_4266 GBV_ILN_4307 GBV_ILN_4310 GBV_ILN_4311 GBV_ILN_4318 GBV_ILN_4324 GBV_ILN_4700
container_issue	5
title_short	An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors
remote_bool	false
author2	Hu, Weiwu Zhu, Ming
author2Str	Hu, Weiwu Zhu, Ming
ppnlink	129397881
mediatype_str_mv	n
isOA_txt	false
hochschulschrift_bool	false
author2_role	oth oth
up_date	2024-07-03T20:48:17.492Z
_version_	1803592345837371393
fullrecord_marcxml	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC1529217148</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230704181353.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">980209s1997 xx \|\|\|\|\| 00\| \|\|und c</controlfield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">SW980203</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1529217148</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1529217148</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">004</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Shi, Weisong</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="3"><subfield code="a">An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1997</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">8</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Hu, Weiwu</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Zhu, Ming</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Computer architecture news</subfield><subfield code="d">New York, NY : ACM, 1972</subfield><subfield code="g">25(1997), 5, Seite 2-9</subfield><subfield code="w">(DE-627)129397881</subfield><subfield code="w">(DE-600)186012-4</subfield><subfield code="w">(DE-576)014781093</subfield><subfield code="x">0163-5964</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:25</subfield><subfield code="g">year:1997</subfield><subfield code="g">number:5</subfield><subfield code="g">pages:2-9</subfield><subfield code="g">extent:8</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_31</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_62</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_105</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_134</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2005</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2009</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2016</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2020</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4082</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4116</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4266</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4307</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4310</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4311</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4318</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4324</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4700</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">25</subfield><subfield code="j">1997</subfield><subfield code="e">5</subfield><subfield code="h">2-9</subfield><subfield code="g">8</subfield></datafield></record></collection>
score	7.4011583

Nicht das Richtige dabei?

Schreiben Sie uns!

An Innovative Implementation for Directory-based Cache Coherence in Shared Memory Multiprocessors

Nicht das Richtige dabei?

Zugang & Verfügbarkeit

Vorhandene Bände

Nicht das Richtige dabei?