DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint

Gespeichert in:

Autor*in:	Grasso, A.D. [verfasserIn] Palumbo, G.

Format:	Artikel

Erschienen:	2004

Umfang:	1

Übergeordnetes Werk:	Enthalten in: Electronics letters - Stevenage : IET, 1965, 40(2004), 19, Seite 1169
Übergeordnetes Werk:	volume:40 ; year:2004 ; number:19 ; pages:1169 ; extent:1

Katalog-ID:	OLC1730031099

Internformat


LEADER	01000caa a22002652 4500
001	OLC1730031099
003	DE-627
005	20210706121258.0
007	tu
008	041014s2004 xx \|\|\|\|\| 00\| \|\|und c
028	5	2	\|a sw041012
035			\|a (DE-627)OLC1730031099
035			\|a (DE-599)GBVOLC1730031099
040			\|a DE-627 \|b ger \|c DE-627 \|e rakwb
082	0	4	\|a 620
100	1		\|a Grasso, A.D. \|e verfasserin \|4 aut
245	1	0	\|a DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
264		1	\|c 2004
300			\|a 1
336			\|a Text \|b txt \|2 rdacontent
337			\|a ohne Hilfsmittel zu benutzen \|b n \|2 rdamedia
338			\|a Band \|b nc \|2 rdacarrier
700	1		\|a Palumbo, G. \|4 oth
773	0	8	\|i Enthalten in \|t Electronics letters \|d Stevenage : IET, 1965 \|g 40(2004), 19, Seite 1169 \|w (DE-627)129536180 \|w (DE-600)216217-9 \|w (DE-576)014966573 \|x 0013-5194 \|7 nnns
773	1	8	\|g volume:40 \|g year:2004 \|g number:19 \|g pages:1169 \|g extent:1
912			\|a GBV_USEFLAG_A
912			\|a SYSFLAG_A
912			\|a GBV_OLC
912			\|a SSG-OLC-TEC
912			\|a GBV_ILN_11
912			\|a GBV_ILN_21
912			\|a GBV_ILN_23
912			\|a GBV_ILN_24
912			\|a GBV_ILN_32
912			\|a GBV_ILN_40
912			\|a GBV_ILN_70
912			\|a GBV_ILN_95
912			\|a GBV_ILN_147
912			\|a GBV_ILN_170
912			\|a GBV_ILN_185
912			\|a GBV_ILN_2004
912			\|a GBV_ILN_2005
912			\|a GBV_ILN_2006
912			\|a GBV_ILN_2009
912			\|a GBV_ILN_2014
912			\|a GBV_ILN_2015
912			\|a GBV_ILN_2016
912			\|a GBV_ILN_2020
912			\|a GBV_ILN_2021
912			\|a GBV_ILN_2064
912			\|a GBV_ILN_4036
912			\|a GBV_ILN_4046
912			\|a GBV_ILN_4266
912			\|a GBV_ILN_4306
912			\|a GBV_ILN_4307
912			\|a GBV_ILN_4314
912			\|a GBV_ILN_4315
912			\|a GBV_ILN_4316
912			\|a GBV_ILN_4317
912			\|a GBV_ILN_4318
912			\|a GBV_ILN_4319
951			\|a AR
952			\|d 40 \|j 2004 \|e 19 \|h 1169 \|g 1

Indexfelder

author_variant	a g ag
matchkey_str	article:00135194:2004----::iiaeetoispiiedsgoelaew
hierarchy_sort_str	2004
publishDate	2004
allfields	sw041012 (DE-627)OLC1730031099 (DE-599)GBVOLC1730031099 DE-627 ger DE-627 rakwb 620 Grasso, A.D. verfasserin aut DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint 2004 1 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Palumbo, G. oth Enthalten in Electronics letters Stevenage : IET, 1965 40(2004), 19, Seite 1169 (DE-627)129536180 (DE-600)216217-9 (DE-576)014966573 0013-5194 nnns volume:40 year:2004 number:19 pages:1169 extent:1 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC GBV_ILN_11 GBV_ILN_21 GBV_ILN_23 GBV_ILN_24 GBV_ILN_32 GBV_ILN_40 GBV_ILN_70 GBV_ILN_95 GBV_ILN_147 GBV_ILN_170 GBV_ILN_185 GBV_ILN_2004 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2014 GBV_ILN_2015 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_4036 GBV_ILN_4046 GBV_ILN_4266 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4314 GBV_ILN_4315 GBV_ILN_4316 GBV_ILN_4317 GBV_ILN_4318 GBV_ILN_4319 AR 40 2004 19 1169 1
spelling	sw041012 (DE-627)OLC1730031099 (DE-599)GBVOLC1730031099 DE-627 ger DE-627 rakwb 620 Grasso, A.D. verfasserin aut DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint 2004 1 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Palumbo, G. oth Enthalten in Electronics letters Stevenage : IET, 1965 40(2004), 19, Seite 1169 (DE-627)129536180 (DE-600)216217-9 (DE-576)014966573 0013-5194 nnns volume:40 year:2004 number:19 pages:1169 extent:1 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC GBV_ILN_11 GBV_ILN_21 GBV_ILN_23 GBV_ILN_24 GBV_ILN_32 GBV_ILN_40 GBV_ILN_70 GBV_ILN_95 GBV_ILN_147 GBV_ILN_170 GBV_ILN_185 GBV_ILN_2004 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2014 GBV_ILN_2015 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_4036 GBV_ILN_4046 GBV_ILN_4266 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4314 GBV_ILN_4315 GBV_ILN_4316 GBV_ILN_4317 GBV_ILN_4318 GBV_ILN_4319 AR 40 2004 19 1169 1
allfields_unstemmed	sw041012 (DE-627)OLC1730031099 (DE-599)GBVOLC1730031099 DE-627 ger DE-627 rakwb 620 Grasso, A.D. verfasserin aut DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint 2004 1 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Palumbo, G. oth Enthalten in Electronics letters Stevenage : IET, 1965 40(2004), 19, Seite 1169 (DE-627)129536180 (DE-600)216217-9 (DE-576)014966573 0013-5194 nnns volume:40 year:2004 number:19 pages:1169 extent:1 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC GBV_ILN_11 GBV_ILN_21 GBV_ILN_23 GBV_ILN_24 GBV_ILN_32 GBV_ILN_40 GBV_ILN_70 GBV_ILN_95 GBV_ILN_147 GBV_ILN_170 GBV_ILN_185 GBV_ILN_2004 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2014 GBV_ILN_2015 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_4036 GBV_ILN_4046 GBV_ILN_4266 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4314 GBV_ILN_4315 GBV_ILN_4316 GBV_ILN_4317 GBV_ILN_4318 GBV_ILN_4319 AR 40 2004 19 1169 1
allfieldsGer	sw041012 (DE-627)OLC1730031099 (DE-599)GBVOLC1730031099 DE-627 ger DE-627 rakwb 620 Grasso, A.D. verfasserin aut DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint 2004 1 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Palumbo, G. oth Enthalten in Electronics letters Stevenage : IET, 1965 40(2004), 19, Seite 1169 (DE-627)129536180 (DE-600)216217-9 (DE-576)014966573 0013-5194 nnns volume:40 year:2004 number:19 pages:1169 extent:1 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC GBV_ILN_11 GBV_ILN_21 GBV_ILN_23 GBV_ILN_24 GBV_ILN_32 GBV_ILN_40 GBV_ILN_70 GBV_ILN_95 GBV_ILN_147 GBV_ILN_170 GBV_ILN_185 GBV_ILN_2004 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2014 GBV_ILN_2015 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_4036 GBV_ILN_4046 GBV_ILN_4266 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4314 GBV_ILN_4315 GBV_ILN_4316 GBV_ILN_4317 GBV_ILN_4318 GBV_ILN_4319 AR 40 2004 19 1169 1
allfieldsSound	sw041012 (DE-627)OLC1730031099 (DE-599)GBVOLC1730031099 DE-627 ger DE-627 rakwb 620 Grasso, A.D. verfasserin aut DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint 2004 1 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Palumbo, G. oth Enthalten in Electronics letters Stevenage : IET, 1965 40(2004), 19, Seite 1169 (DE-627)129536180 (DE-600)216217-9 (DE-576)014966573 0013-5194 nnns volume:40 year:2004 number:19 pages:1169 extent:1 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC GBV_ILN_11 GBV_ILN_21 GBV_ILN_23 GBV_ILN_24 GBV_ILN_32 GBV_ILN_40 GBV_ILN_70 GBV_ILN_95 GBV_ILN_147 GBV_ILN_170 GBV_ILN_185 GBV_ILN_2004 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2014 GBV_ILN_2015 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_4036 GBV_ILN_4046 GBV_ILN_4266 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4314 GBV_ILN_4315 GBV_ILN_4316 GBV_ILN_4317 GBV_ILN_4318 GBV_ILN_4319 AR 40 2004 19 1169 1
source	Enthalten in Electronics letters 40(2004), 19, Seite 1169 volume:40 year:2004 number:19 pages:1169 extent:1
sourceStr	Enthalten in Electronics letters 40(2004), 19, Seite 1169 volume:40 year:2004 number:19 pages:1169 extent:1
format_phy_str_mv	Article
institution	findex.gbv.de
dewey-raw	620
isfreeaccess_bool	false
container_title	Electronics letters
authorswithroles_txt_mv	Grasso, A.D. @@aut@@ Palumbo, G. @@oth@@
publishDateDaySort_date	2004-01-01T00:00:00Z
hierarchy_top_id	129536180
dewey-sort	3620
id	OLC1730031099
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC1730031099</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20210706121258.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">041014s2004 xx \|\|\|\|\| 00\| \|\|und c</controlfield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">sw041012</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1730031099</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1730031099</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Grasso, A.D.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Palumbo, G.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Electronics letters</subfield><subfield code="d">Stevenage : IET, 1965</subfield><subfield code="g">40(2004), 19, Seite 1169</subfield><subfield code="w">(DE-627)129536180</subfield><subfield code="w">(DE-600)216217-9</subfield><subfield code="w">(DE-576)014966573</subfield><subfield code="x">0013-5194</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:40</subfield><subfield code="g">year:2004</subfield><subfield code="g">number:19</subfield><subfield code="g">pages:1169</subfield><subfield code="g">extent:1</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_11</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_21</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_32</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_95</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_147</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_170</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_185</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2004</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2005</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2009</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2014</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2015</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2016</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2020</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2064</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4036</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4046</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4266</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4306</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4307</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4314</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4315</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4316</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4317</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4318</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4319</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">40</subfield><subfield code="j">2004</subfield><subfield code="e">19</subfield><subfield code="h">1169</subfield><subfield code="g">1</subfield></datafield></record></collection>
author	Grasso, A.D.
spellingShingle	Grasso, A.D. ddc 620 DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
authorStr	Grasso, A.D.
ppnlink_with_tag_str_mv	@@773@@(DE-627)129536180
format	Article
dewey-ones	620 - Engineering & allied operations
delete_txt_mv	keep
author_role	aut
collection	OLC
remote_str	false
illustrated	Not Illustrated
issn	0013-5194
topic_title	620 DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
topic	ddc 620
topic_unstemmed	ddc 620
topic_browse	ddc 620
format_facet	Aufsätze Gedruckte Aufsätze
format_main_str_mv	Text Zeitschrift/Artikel
carriertype_str_mv	nc
author2_variant	g p gp
hierarchy_parent_title	Electronics letters
hierarchy_parent_id	129536180
dewey-tens	620 - Engineering
hierarchy_top_title	Electronics letters
isfreeaccess_txt	false
familylinks_str_mv	(DE-627)129536180 (DE-600)216217-9 (DE-576)014966573
title	DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
ctrlnum	(DE-627)OLC1730031099 (DE-599)GBVOLC1730031099
title_full	DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
author_sort	Grasso, A.D.
journal	Electronics letters
journalStr	Electronics letters
isOA_bool	false
dewey-hundreds	600 - Technology
recordtype	marc
publishDateSort	2004
contenttype_str_mv	txt
container_start_page	1169
author_browse	Grasso, A.D.
container_volume	40
physical	1
class	620
format_se	Aufsätze
author-letter	Grasso, A.D.
dewey-full	620
title_sort	digital electronics - optimised design of ecl gates with power constraint
title_auth	DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
collection_details	GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC GBV_ILN_11 GBV_ILN_21 GBV_ILN_23 GBV_ILN_24 GBV_ILN_32 GBV_ILN_40 GBV_ILN_70 GBV_ILN_95 GBV_ILN_147 GBV_ILN_170 GBV_ILN_185 GBV_ILN_2004 GBV_ILN_2005 GBV_ILN_2006 GBV_ILN_2009 GBV_ILN_2014 GBV_ILN_2015 GBV_ILN_2016 GBV_ILN_2020 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_4036 GBV_ILN_4046 GBV_ILN_4266 GBV_ILN_4306 GBV_ILN_4307 GBV_ILN_4314 GBV_ILN_4315 GBV_ILN_4316 GBV_ILN_4317 GBV_ILN_4318 GBV_ILN_4319
container_issue	19
title_short	DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint
remote_bool	false
author2	Palumbo, G.
author2Str	Palumbo, G.
ppnlink	129536180
mediatype_str_mv	n
isOA_txt	false
hochschulschrift_bool	false
author2_role	oth
up_date	2024-07-03T21:54:35.511Z
_version_	1803596517103108096
fullrecord_marcxml	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC1730031099</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20210706121258.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">041014s2004 xx \|\|\|\|\| 00\| \|\|und c</controlfield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">sw041012</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1730031099</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1730031099</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Grasso, A.D.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Palumbo, G.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Electronics letters</subfield><subfield code="d">Stevenage : IET, 1965</subfield><subfield code="g">40(2004), 19, Seite 1169</subfield><subfield code="w">(DE-627)129536180</subfield><subfield code="w">(DE-600)216217-9</subfield><subfield code="w">(DE-576)014966573</subfield><subfield code="x">0013-5194</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:40</subfield><subfield code="g">year:2004</subfield><subfield code="g">number:19</subfield><subfield code="g">pages:1169</subfield><subfield code="g">extent:1</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_11</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_21</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_32</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_95</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_147</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_170</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_185</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2004</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2005</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2009</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2014</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2015</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2016</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2020</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2064</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4036</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4046</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4266</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4306</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4307</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4314</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4315</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4316</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4317</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4318</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4319</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">40</subfield><subfield code="j">2004</subfield><subfield code="e">19</subfield><subfield code="h">1169</subfield><subfield code="g">1</subfield></datafield></record></collection>
score	7.400032

Nicht das Richtige dabei?

Schreiben Sie uns!

DIGITAL ELECTRONICS - Optimised design of ECL gates with power constraint

Nicht das Richtige dabei?

Zugang & Verfügbarkeit

Vorhandene Bände

Nicht das Richtige dabei?