Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor

Gespeichert in:

Autor*in:	Grasso, A.D. [verfasserIn] Marano, D. Palumbo, G. Pennisi, S.

Format:	Artikel

Erschienen:	2007

Umfang:	5

Übergeordnetes Werk:	Enthalten in: IEEE transactions on circuits and systems / 2 - New York, NY : Institute of Electrical and Electronics Engineers, 1992, 54(2007), 5, Seite 382-386
Übergeordnetes Werk:	volume:54 ; year:2007 ; number:5 ; pages:382-386 ; extent:5

Katalog-ID:	OLC176926616X

Internformat


LEADER	01000caa a22002652 4500
001	OLC176926616X
003	DE-627
005	20210708094501.0
007	tu
008	070523s2007 xx \|\|\|\|\| 00\| \|\|und c
028	5	2	\|a sw070523
035			\|a (DE-627)OLC176926616X
035			\|a (DE-599)GBVOLC176926616X
040			\|a DE-627 \|b ger \|c DE-627 \|e rakwb
082	0	4	\|a 000 \|a 620
100	1		\|a Grasso, A.D. \|e verfasserin \|4 aut
245	1	0	\|a Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
264		1	\|c 2007
300			\|a 5
336			\|a Text \|b txt \|2 rdacontent
337			\|a ohne Hilfsmittel zu benutzen \|b n \|2 rdamedia
338			\|a Band \|b nc \|2 rdacarrier
700	1		\|a Marano, D. \|4 oth
700	1		\|a Palumbo, G. \|4 oth
700	1		\|a Pennisi, S. \|4 oth
773	0	8	\|i Enthalten in \|t IEEE transactions on circuits and systems / 2 \|d New York, NY : Institute of Electrical and Electronics Engineers, 1992 \|g 54(2007), 5, Seite 382-386 \|w (DE-627)131044753 \|w (DE-600)1100793-X \|w (DE-576)028047451 \|x 1549-7747 \|7 nnns
773	1	8	\|g volume:54 \|g year:2007 \|g number:5 \|g pages:382-386 \|g extent:5
912			\|a GBV_USEFLAG_A
912			\|a SYSFLAG_A
912			\|a GBV_OLC
912			\|a SSG-OLC-TEC
912			\|a SSG-OLC-MAT
912			\|a GBV_ILN_21
912			\|a GBV_ILN_22
912			\|a GBV_ILN_24
912			\|a GBV_ILN_70
912			\|a GBV_ILN_2002
912			\|a GBV_ILN_2005
912			\|a GBV_ILN_2014
912			\|a GBV_ILN_2021
912			\|a GBV_ILN_2064
912			\|a GBV_ILN_2244
912			\|a GBV_ILN_4306
912			\|a GBV_ILN_4317
951			\|a AR
952			\|d 54 \|j 2007 \|e 5 \|h 382-386 \|g 5

Indexfelder

author_variant	a g ag
matchkey_str	article:15497747:2007----::nlgnmxdoeicisnssesmrvdeesdetdilrrqeccmestotcn
hierarchy_sort_str	2007
publishDate	2007
allfields	sw070523 (DE-627)OLC176926616X (DE-599)GBVOLC176926616X DE-627 ger DE-627 rakwb 000 620 Grasso, A.D. verfasserin aut Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor 2007 5 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Marano, D. oth Palumbo, G. oth Pennisi, S. oth Enthalten in IEEE transactions on circuits and systems / 2 New York, NY : Institute of Electrical and Electronics Engineers, 1992 54(2007), 5, Seite 382-386 (DE-627)131044753 (DE-600)1100793-X (DE-576)028047451 1549-7747 nnns volume:54 year:2007 number:5 pages:382-386 extent:5 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_21 GBV_ILN_22 GBV_ILN_24 GBV_ILN_70 GBV_ILN_2002 GBV_ILN_2005 GBV_ILN_2014 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_2244 GBV_ILN_4306 GBV_ILN_4317 AR 54 2007 5 382-386 5
spelling	sw070523 (DE-627)OLC176926616X (DE-599)GBVOLC176926616X DE-627 ger DE-627 rakwb 000 620 Grasso, A.D. verfasserin aut Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor 2007 5 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Marano, D. oth Palumbo, G. oth Pennisi, S. oth Enthalten in IEEE transactions on circuits and systems / 2 New York, NY : Institute of Electrical and Electronics Engineers, 1992 54(2007), 5, Seite 382-386 (DE-627)131044753 (DE-600)1100793-X (DE-576)028047451 1549-7747 nnns volume:54 year:2007 number:5 pages:382-386 extent:5 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_21 GBV_ILN_22 GBV_ILN_24 GBV_ILN_70 GBV_ILN_2002 GBV_ILN_2005 GBV_ILN_2014 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_2244 GBV_ILN_4306 GBV_ILN_4317 AR 54 2007 5 382-386 5
allfields_unstemmed	sw070523 (DE-627)OLC176926616X (DE-599)GBVOLC176926616X DE-627 ger DE-627 rakwb 000 620 Grasso, A.D. verfasserin aut Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor 2007 5 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Marano, D. oth Palumbo, G. oth Pennisi, S. oth Enthalten in IEEE transactions on circuits and systems / 2 New York, NY : Institute of Electrical and Electronics Engineers, 1992 54(2007), 5, Seite 382-386 (DE-627)131044753 (DE-600)1100793-X (DE-576)028047451 1549-7747 nnns volume:54 year:2007 number:5 pages:382-386 extent:5 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_21 GBV_ILN_22 GBV_ILN_24 GBV_ILN_70 GBV_ILN_2002 GBV_ILN_2005 GBV_ILN_2014 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_2244 GBV_ILN_4306 GBV_ILN_4317 AR 54 2007 5 382-386 5
allfieldsGer	sw070523 (DE-627)OLC176926616X (DE-599)GBVOLC176926616X DE-627 ger DE-627 rakwb 000 620 Grasso, A.D. verfasserin aut Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor 2007 5 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Marano, D. oth Palumbo, G. oth Pennisi, S. oth Enthalten in IEEE transactions on circuits and systems / 2 New York, NY : Institute of Electrical and Electronics Engineers, 1992 54(2007), 5, Seite 382-386 (DE-627)131044753 (DE-600)1100793-X (DE-576)028047451 1549-7747 nnns volume:54 year:2007 number:5 pages:382-386 extent:5 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_21 GBV_ILN_22 GBV_ILN_24 GBV_ILN_70 GBV_ILN_2002 GBV_ILN_2005 GBV_ILN_2014 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_2244 GBV_ILN_4306 GBV_ILN_4317 AR 54 2007 5 382-386 5
allfieldsSound	sw070523 (DE-627)OLC176926616X (DE-599)GBVOLC176926616X DE-627 ger DE-627 rakwb 000 620 Grasso, A.D. verfasserin aut Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor 2007 5 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Marano, D. oth Palumbo, G. oth Pennisi, S. oth Enthalten in IEEE transactions on circuits and systems / 2 New York, NY : Institute of Electrical and Electronics Engineers, 1992 54(2007), 5, Seite 382-386 (DE-627)131044753 (DE-600)1100793-X (DE-576)028047451 1549-7747 nnns volume:54 year:2007 number:5 pages:382-386 extent:5 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_21 GBV_ILN_22 GBV_ILN_24 GBV_ILN_70 GBV_ILN_2002 GBV_ILN_2005 GBV_ILN_2014 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_2244 GBV_ILN_4306 GBV_ILN_4317 AR 54 2007 5 382-386 5
source	Enthalten in IEEE transactions on circuits and systems / 2 54(2007), 5, Seite 382-386 volume:54 year:2007 number:5 pages:382-386 extent:5
sourceStr	Enthalten in IEEE transactions on circuits and systems / 2 54(2007), 5, Seite 382-386 volume:54 year:2007 number:5 pages:382-386 extent:5
format_phy_str_mv	Article
institution	findex.gbv.de
dewey-raw	000
isfreeaccess_bool	false
container_title	IEEE transactions on circuits and systems / 2
authorswithroles_txt_mv	Grasso, A.D. @@aut@@ Marano, D. @@oth@@ Palumbo, G. @@oth@@ Pennisi, S. @@oth@@
publishDateDaySort_date	2007-01-01T00:00:00Z
hierarchy_top_id	131044753
dewey-sort	0
id	OLC176926616X
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC176926616X</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20210708094501.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">070523s2007 xx \|\|\|\|\| 00\| \|\|und c</controlfield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">sw070523</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC176926616X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC176926616X</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">000</subfield><subfield code="a">620</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Grasso, A.D.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">5</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Marano, D.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Palumbo, G.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Pennisi, S.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">IEEE transactions on circuits and systems / 2</subfield><subfield code="d">New York, NY : Institute of Electrical and Electronics Engineers, 1992</subfield><subfield code="g">54(2007), 5, Seite 382-386</subfield><subfield code="w">(DE-627)131044753</subfield><subfield code="w">(DE-600)1100793-X</subfield><subfield code="w">(DE-576)028047451</subfield><subfield code="x">1549-7747</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:54</subfield><subfield code="g">year:2007</subfield><subfield code="g">number:5</subfield><subfield code="g">pages:382-386</subfield><subfield code="g">extent:5</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_21</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2002</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2005</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2014</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2064</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2244</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4306</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4317</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">54</subfield><subfield code="j">2007</subfield><subfield code="e">5</subfield><subfield code="h">382-386</subfield><subfield code="g">5</subfield></datafield></record></collection>
author	Grasso, A.D.
spellingShingle	Grasso, A.D. ddc 000 Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
authorStr	Grasso, A.D.
ppnlink_with_tag_str_mv	@@773@@(DE-627)131044753
format	Article
dewey-ones	000 - Computer science, information & general works 620 - Engineering & allied operations
delete_txt_mv	keep
author_role	aut
collection	OLC
remote_str	false
illustrated	Not Illustrated
issn	1549-7747
topic_title	000 620 Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
topic	ddc 000
topic_unstemmed	ddc 000
topic_browse	ddc 000
format_facet	Aufsätze Gedruckte Aufsätze
format_main_str_mv	Text Zeitschrift/Artikel
carriertype_str_mv	nc
author2_variant	d m dm g p gp s p sp
hierarchy_parent_title	IEEE transactions on circuits and systems / 2
hierarchy_parent_id	131044753
dewey-tens	000 - Computer science, knowledge & systems 620 - Engineering
hierarchy_top_title	IEEE transactions on circuits and systems / 2
isfreeaccess_txt	false
familylinks_str_mv	(DE-627)131044753 (DE-600)1100793-X (DE-576)028047451
title	Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
ctrlnum	(DE-627)OLC176926616X (DE-599)GBVOLC176926616X
title_full	Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
author_sort	Grasso, A.D.
journal	IEEE transactions on circuits and systems / 2
journalStr	IEEE transactions on circuits and systems / 2
isOA_bool	false
dewey-hundreds	000 - Computer science, information & general works 600 - Technology
recordtype	marc
publishDateSort	2007
contenttype_str_mv	txt
container_start_page	382
author_browse	Grasso, A.D.
container_volume	54
physical	5
class	000 620
format_se	Aufsätze
author-letter	Grasso, A.D.
dewey-full	000 620
title_sort	analog and mixed mode circuits and systems - improved reversed nested miller frequency compensation technique with voltage buffer and resistor
title_auth	Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
collection_details	GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_21 GBV_ILN_22 GBV_ILN_24 GBV_ILN_70 GBV_ILN_2002 GBV_ILN_2005 GBV_ILN_2014 GBV_ILN_2021 GBV_ILN_2064 GBV_ILN_2244 GBV_ILN_4306 GBV_ILN_4317
container_issue	5
title_short	Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor
remote_bool	false
author2	Marano, D. Palumbo, G. Pennisi, S.
author2Str	Marano, D. Palumbo, G. Pennisi, S.
ppnlink	131044753
mediatype_str_mv	n
isOA_txt	false
hochschulschrift_bool	false
author2_role	oth oth oth
up_date	2024-07-03T16:06:04.709Z
_version_	1803574590526455808
fullrecord_marcxml	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC176926616X</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20210708094501.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">070523s2007 xx \|\|\|\|\| 00\| \|\|und c</controlfield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">sw070523</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC176926616X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC176926616X</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">000</subfield><subfield code="a">620</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Grasso, A.D.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2007</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">5</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Marano, D.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Palumbo, G.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Pennisi, S.</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">IEEE transactions on circuits and systems / 2</subfield><subfield code="d">New York, NY : Institute of Electrical and Electronics Engineers, 1992</subfield><subfield code="g">54(2007), 5, Seite 382-386</subfield><subfield code="w">(DE-627)131044753</subfield><subfield code="w">(DE-600)1100793-X</subfield><subfield code="w">(DE-576)028047451</subfield><subfield code="x">1549-7747</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:54</subfield><subfield code="g">year:2007</subfield><subfield code="g">number:5</subfield><subfield code="g">pages:382-386</subfield><subfield code="g">extent:5</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_21</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2002</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2005</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2014</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2064</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2244</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4306</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4317</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">54</subfield><subfield code="j">2007</subfield><subfield code="e">5</subfield><subfield code="h">382-386</subfield><subfield code="g">5</subfield></datafield></record></collection>
score	7.4009514

Nicht das Richtige dabei?

Schreiben Sie uns!

Analog and Mixed Mode Circuits and Systems - Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor

Nicht das Richtige dabei?

Zugang & Verfügbarkeit

Vorhandene Bände

Nicht das Richtige dabei?