PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels
As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-servic...
Ausführliche Beschreibung
Gespeichert in:
| Autor*in: |
Psarras, Anastasios [verfasserIn] |
|---|
| Format: |
Artikel |
|---|---|
| Sprache: |
Englisch |
| Erschienen: |
2016 |
|---|
| Schlagwörter: |
|---|
| Übergeordnetes Werk: |
Enthalten in: IEEE transactions on computer-aided design of integrated circuits and systems - New York, NY : Institute of Electrical and Electronics Engineers, 1982, 35(2016), 5, Seite 844-857 |
|---|---|
| Übergeordnetes Werk: |
volume:35 ; year:2016 ; number:5 ; pages:844-857 |
| Links: |
|---|
| DOI / URN: |
10.1109/TCAD.2015.2488490 |
|---|
| Katalog-ID: |
OLC1975472985 |
|---|
| LEADER | 01000caa a2200265 4500 | ||
|---|---|---|---|
| 001 | OLC1975472985 | ||
| 003 | DE-627 | ||
| 005 | 20210716093424.0 | ||
| 007 | tu | ||
| 008 | 160609s2016 xx ||||| 00| ||eng c | ||
| 024 | 7 | |a 10.1109/TCAD.2015.2488490 |2 doi | |
| 028 | 5 | 2 | |a PQ20160610 |
| 035 | |a (DE-627)OLC1975472985 | ||
| 035 | |a (DE-599)GBVOLC1975472985 | ||
| 035 | |a (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 | ||
| 035 | |a (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 082 | 0 | 4 | |a 620 |q DNB |
| 100 | 1 | |a Psarras, Anastasios |e verfasserin |4 aut | |
| 245 | 1 | 0 | |a PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels |
| 264 | 1 | |c 2016 | |
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a ohne Hilfsmittel zu benutzen |b n |2 rdamedia | ||
| 338 | |a Band |b nc |2 rdacarrier | ||
| 520 | |a As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. | ||
| 650 | 4 | |a Virtual Channels | |
| 650 | 4 | |a Schedules | |
| 650 | 4 | |a Virtual Networks | |
| 650 | 4 | |a Network Traffic Isolation | |
| 650 | 4 | |a Resource management | |
| 650 | 4 | |a Computer architecture | |
| 650 | 4 | |a Ports (Computers) | |
| 650 | 4 | |a Network-on-Chip | |
| 650 | 4 | |a Time-Division Multiplexing | |
| 650 | 4 | |a Pipeline processing | |
| 650 | 4 | |a Pipelines | |
| 650 | 4 | |a Time division multiplexing | |
| 700 | 1 | |a Lee, Junghee |4 oth | |
| 700 | 1 | |a Seitanidis, Ioannis |4 oth | |
| 700 | 1 | |a Nicopoulos, Chrysostomos |4 oth | |
| 700 | 1 | |a Dimitrakopoulos, Giorgos |4 oth | |
| 773 | 0 | 8 | |i Enthalten in |t IEEE transactions on computer-aided design of integrated circuits and systems |d New York, NY : Institute of Electrical and Electronics Engineers, 1982 |g 35(2016), 5, Seite 844-857 |w (DE-627)13041705X |w (DE-600)627344-0 |w (DE-576)015919471 |x 0278-0070 |7 nnns |
| 773 | 1 | 8 | |g volume:35 |g year:2016 |g number:5 |g pages:844-857 |
| 856 | 4 | 1 | |u http://dx.doi.org/10.1109/TCAD.2015.2488490 |3 Volltext |
| 856 | 4 | 2 | |u http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 |
| 912 | |a GBV_USEFLAG_A | ||
| 912 | |a SYSFLAG_A | ||
| 912 | |a GBV_OLC | ||
| 912 | |a SSG-OLC-TEC | ||
| 912 | |a SSG-OLC-PHY | ||
| 912 | |a SSG-OLC-MAT | ||
| 912 | |a GBV_ILN_70 | ||
| 912 | |a GBV_ILN_120 | ||
| 912 | |a GBV_ILN_2002 | ||
| 912 | |a GBV_ILN_2004 | ||
| 912 | |a GBV_ILN_4313 | ||
| 951 | |a AR | ||
| 952 | |d 35 |j 2016 |e 5 |h 844-857 | ||
| author_variant |
a p ap |
|---|---|
| matchkey_str |
article:02780070:2016----::hsncestlntokrfiioainhogtmce |
| hierarchy_sort_str |
2016 |
| publishDate |
2016 |
| allfields |
10.1109/TCAD.2015.2488490 doi PQ20160610 (DE-627)OLC1975472985 (DE-599)GBVOLC1975472985 (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm DE-627 ger DE-627 rakwb eng 620 DNB Psarras, Anastasios verfasserin aut PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing Lee, Junghee oth Seitanidis, Ioannis oth Nicopoulos, Chrysostomos oth Dimitrakopoulos, Giorgos oth Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems New York, NY : Institute of Electrical and Electronics Engineers, 1982 35(2016), 5, Seite 844-857 (DE-627)13041705X (DE-600)627344-0 (DE-576)015919471 0278-0070 nnns volume:35 year:2016 number:5 pages:844-857 http://dx.doi.org/10.1109/TCAD.2015.2488490 Volltext http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-PHY SSG-OLC-MAT GBV_ILN_70 GBV_ILN_120 GBV_ILN_2002 GBV_ILN_2004 GBV_ILN_4313 AR 35 2016 5 844-857 |
| spelling |
10.1109/TCAD.2015.2488490 doi PQ20160610 (DE-627)OLC1975472985 (DE-599)GBVOLC1975472985 (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm DE-627 ger DE-627 rakwb eng 620 DNB Psarras, Anastasios verfasserin aut PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing Lee, Junghee oth Seitanidis, Ioannis oth Nicopoulos, Chrysostomos oth Dimitrakopoulos, Giorgos oth Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems New York, NY : Institute of Electrical and Electronics Engineers, 1982 35(2016), 5, Seite 844-857 (DE-627)13041705X (DE-600)627344-0 (DE-576)015919471 0278-0070 nnns volume:35 year:2016 number:5 pages:844-857 http://dx.doi.org/10.1109/TCAD.2015.2488490 Volltext http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-PHY SSG-OLC-MAT GBV_ILN_70 GBV_ILN_120 GBV_ILN_2002 GBV_ILN_2004 GBV_ILN_4313 AR 35 2016 5 844-857 |
| allfields_unstemmed |
10.1109/TCAD.2015.2488490 doi PQ20160610 (DE-627)OLC1975472985 (DE-599)GBVOLC1975472985 (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm DE-627 ger DE-627 rakwb eng 620 DNB Psarras, Anastasios verfasserin aut PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing Lee, Junghee oth Seitanidis, Ioannis oth Nicopoulos, Chrysostomos oth Dimitrakopoulos, Giorgos oth Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems New York, NY : Institute of Electrical and Electronics Engineers, 1982 35(2016), 5, Seite 844-857 (DE-627)13041705X (DE-600)627344-0 (DE-576)015919471 0278-0070 nnns volume:35 year:2016 number:5 pages:844-857 http://dx.doi.org/10.1109/TCAD.2015.2488490 Volltext http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-PHY SSG-OLC-MAT GBV_ILN_70 GBV_ILN_120 GBV_ILN_2002 GBV_ILN_2004 GBV_ILN_4313 AR 35 2016 5 844-857 |
| allfieldsGer |
10.1109/TCAD.2015.2488490 doi PQ20160610 (DE-627)OLC1975472985 (DE-599)GBVOLC1975472985 (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm DE-627 ger DE-627 rakwb eng 620 DNB Psarras, Anastasios verfasserin aut PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing Lee, Junghee oth Seitanidis, Ioannis oth Nicopoulos, Chrysostomos oth Dimitrakopoulos, Giorgos oth Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems New York, NY : Institute of Electrical and Electronics Engineers, 1982 35(2016), 5, Seite 844-857 (DE-627)13041705X (DE-600)627344-0 (DE-576)015919471 0278-0070 nnns volume:35 year:2016 number:5 pages:844-857 http://dx.doi.org/10.1109/TCAD.2015.2488490 Volltext http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-PHY SSG-OLC-MAT GBV_ILN_70 GBV_ILN_120 GBV_ILN_2002 GBV_ILN_2004 GBV_ILN_4313 AR 35 2016 5 844-857 |
| allfieldsSound |
10.1109/TCAD.2015.2488490 doi PQ20160610 (DE-627)OLC1975472985 (DE-599)GBVOLC1975472985 (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm DE-627 ger DE-627 rakwb eng 620 DNB Psarras, Anastasios verfasserin aut PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing Lee, Junghee oth Seitanidis, Ioannis oth Nicopoulos, Chrysostomos oth Dimitrakopoulos, Giorgos oth Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems New York, NY : Institute of Electrical and Electronics Engineers, 1982 35(2016), 5, Seite 844-857 (DE-627)13041705X (DE-600)627344-0 (DE-576)015919471 0278-0070 nnns volume:35 year:2016 number:5 pages:844-857 http://dx.doi.org/10.1109/TCAD.2015.2488490 Volltext http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-PHY SSG-OLC-MAT GBV_ILN_70 GBV_ILN_120 GBV_ILN_2002 GBV_ILN_2004 GBV_ILN_4313 AR 35 2016 5 844-857 |
| language |
English |
| source |
Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems 35(2016), 5, Seite 844-857 volume:35 year:2016 number:5 pages:844-857 |
| sourceStr |
Enthalten in IEEE transactions on computer-aided design of integrated circuits and systems 35(2016), 5, Seite 844-857 volume:35 year:2016 number:5 pages:844-857 |
| format_phy_str_mv |
Article |
| institution |
findex.gbv.de |
| topic_facet |
Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing |
| dewey-raw |
620 |
| isfreeaccess_bool |
false |
| container_title |
IEEE transactions on computer-aided design of integrated circuits and systems |
| authorswithroles_txt_mv |
Psarras, Anastasios @@aut@@ Lee, Junghee @@oth@@ Seitanidis, Ioannis @@oth@@ Nicopoulos, Chrysostomos @@oth@@ Dimitrakopoulos, Giorgos @@oth@@ |
| publishDateDaySort_date |
2016-01-01T00:00:00Z |
| hierarchy_top_id |
13041705X |
| dewey-sort |
3620 |
| id |
OLC1975472985 |
| language_de |
englisch |
| fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a2200265 4500</leader><controlfield tag="001">OLC1975472985</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20210716093424.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">160609s2016 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1109/TCAD.2015.2488490</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">PQ20160610</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1975472985</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1975472985</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield><subfield code="q">DNB</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Psarras, Anastasios</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2016</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Virtual Channels</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Schedules</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Virtual Networks</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Network Traffic Isolation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Resource management</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ports (Computers)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Network-on-Chip</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Time-Division Multiplexing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Pipeline processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Pipelines</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Time division multiplexing</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lee, Junghee</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Seitanidis, Ioannis</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Nicopoulos, Chrysostomos</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Dimitrakopoulos, Giorgos</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">IEEE transactions on computer-aided design of integrated circuits and systems</subfield><subfield code="d">New York, NY : Institute of Electrical and Electronics Engineers, 1982</subfield><subfield code="g">35(2016), 5, Seite 844-857</subfield><subfield code="w">(DE-627)13041705X</subfield><subfield code="w">(DE-600)627344-0</subfield><subfield code="w">(DE-576)015919471</subfield><subfield code="x">0278-0070</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:35</subfield><subfield code="g">year:2016</subfield><subfield code="g">number:5</subfield><subfield code="g">pages:844-857</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">http://dx.doi.org/10.1109/TCAD.2015.2488490</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="u">http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-PHY</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_120</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2002</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2004</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4313</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">35</subfield><subfield code="j">2016</subfield><subfield code="e">5</subfield><subfield code="h">844-857</subfield></datafield></record></collection>
|
| author |
Psarras, Anastasios |
| spellingShingle |
Psarras, Anastasios ddc 620 misc Virtual Channels misc Schedules misc Virtual Networks misc Network Traffic Isolation misc Resource management misc Computer architecture misc Ports (Computers) misc Network-on-Chip misc Time-Division Multiplexing misc Pipeline processing misc Pipelines misc Time division multiplexing PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels |
| authorStr |
Psarras, Anastasios |
| ppnlink_with_tag_str_mv |
@@773@@(DE-627)13041705X |
| format |
Article |
| dewey-ones |
620 - Engineering & allied operations |
| delete_txt_mv |
keep |
| author_role |
aut |
| collection |
OLC |
| remote_str |
false |
| illustrated |
Not Illustrated |
| issn |
0278-0070 |
| topic_title |
620 DNB PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels Virtual Channels Schedules Virtual Networks Network Traffic Isolation Resource management Computer architecture Ports (Computers) Network-on-Chip Time-Division Multiplexing Pipeline processing Pipelines Time division multiplexing |
| topic |
ddc 620 misc Virtual Channels misc Schedules misc Virtual Networks misc Network Traffic Isolation misc Resource management misc Computer architecture misc Ports (Computers) misc Network-on-Chip misc Time-Division Multiplexing misc Pipeline processing misc Pipelines misc Time division multiplexing |
| topic_unstemmed |
ddc 620 misc Virtual Channels misc Schedules misc Virtual Networks misc Network Traffic Isolation misc Resource management misc Computer architecture misc Ports (Computers) misc Network-on-Chip misc Time-Division Multiplexing misc Pipeline processing misc Pipelines misc Time division multiplexing |
| topic_browse |
ddc 620 misc Virtual Channels misc Schedules misc Virtual Networks misc Network Traffic Isolation misc Resource management misc Computer architecture misc Ports (Computers) misc Network-on-Chip misc Time-Division Multiplexing misc Pipeline processing misc Pipelines misc Time division multiplexing |
| format_facet |
Aufsätze Gedruckte Aufsätze |
| format_main_str_mv |
Text Zeitschrift/Artikel |
| carriertype_str_mv |
nc |
| author2_variant |
j l jl i s is c n cn g d gd |
| hierarchy_parent_title |
IEEE transactions on computer-aided design of integrated circuits and systems |
| hierarchy_parent_id |
13041705X |
| dewey-tens |
620 - Engineering |
| hierarchy_top_title |
IEEE transactions on computer-aided design of integrated circuits and systems |
| isfreeaccess_txt |
false |
| familylinks_str_mv |
(DE-627)13041705X (DE-600)627344-0 (DE-576)015919471 |
| title |
PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels |
| ctrlnum |
(DE-627)OLC1975472985 (DE-599)GBVOLC1975472985 (PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590 (KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm |
| title_full |
PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels |
| author_sort |
Psarras, Anastasios |
| journal |
IEEE transactions on computer-aided design of integrated circuits and systems |
| journalStr |
IEEE transactions on computer-aided design of integrated circuits and systems |
| lang_code |
eng |
| isOA_bool |
false |
| dewey-hundreds |
600 - Technology |
| recordtype |
marc |
| publishDateSort |
2016 |
| contenttype_str_mv |
txt |
| container_start_page |
844 |
| author_browse |
Psarras, Anastasios |
| container_volume |
35 |
| class |
620 DNB |
| format_se |
Aufsätze |
| author-letter |
Psarras, Anastasios |
| doi_str_mv |
10.1109/TCAD.2015.2488490 |
| dewey-full |
620 |
| title_sort |
phasenoc: versatile network traffic isolation through tdm-scheduled virtual channels |
| title_auth |
PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels |
| abstract |
As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. |
| abstractGer |
As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. |
| abstract_unstemmed |
As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation. |
| collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-PHY SSG-OLC-MAT GBV_ILN_70 GBV_ILN_120 GBV_ILN_2002 GBV_ILN_2004 GBV_ILN_4313 |
| container_issue |
5 |
| title_short |
PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels |
| url |
http://dx.doi.org/10.1109/TCAD.2015.2488490 http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649 |
| remote_bool |
false |
| author2 |
Lee, Junghee Seitanidis, Ioannis Nicopoulos, Chrysostomos Dimitrakopoulos, Giorgos |
| author2Str |
Lee, Junghee Seitanidis, Ioannis Nicopoulos, Chrysostomos Dimitrakopoulos, Giorgos |
| ppnlink |
13041705X |
| mediatype_str_mv |
n |
| isOA_txt |
false |
| hochschulschrift_bool |
false |
| author2_role |
oth oth oth oth |
| doi_str |
10.1109/TCAD.2015.2488490 |
| up_date |
2024-07-04T06:36:46.528Z |
| _version_ |
1803629370047201280 |
| fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a2200265 4500</leader><controlfield tag="001">OLC1975472985</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20210716093424.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">160609s2016 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1109/TCAD.2015.2488490</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">PQ20160610</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1975472985</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1975472985</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(PRQ)i828-5527027d9975a6ed2983eac3d6bf368651307af422daa76a0e03f34268e64a590</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(KEY)0113814620160000035000500844phasenocversatilenetworktrafficisolationthroughtdm</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield><subfield code="q">DNB</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Psarras, Anastasios</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2016</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">As multi/many-core architectures evolve, the demands on the network-on-chip (NoC) are amplified. In addition to high performance and physical scalability, the NoC is increasingly required to also provide specialized functionality, such as network virtualization, flow isolation, and quality-of-service. Although traditional architectures supporting virtual channels (VCs) offer the resources for flow partitioning and isolation, an adversarial workload can still interfere and degrade the performance of other workloads that are active in a different set of VCs. In this paper, we present PhaseNoC, a truly noninterfering VC-based architecture that adopts time-division multiplexing at the VC level. Distinct flows, or application domains, mapped to disjoint sets of VCs are isolated, both inside the router's pipeline and at the network level. Any latency overhead is minimized by appropriate scheduling of flows in separate phases of operation, irrespective of the chosen topology. When strict isolation is not required, the proposed architecture can employ opportunistic bandwidth stealing. This novel mechanism works synergistically with the baseline PhaseNoC techniques to improve the overall latency/throughput characteristics of the NoC, while still preserving performance isolation. Experimental results corroborate that-with lower cost than state-of-the-art NoC architectures, and with minimum latency overhead-PhaseNoC removes any flow interference and allows for efficient network traffic isolation.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Virtual Channels</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Schedules</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Virtual Networks</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Network Traffic Isolation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Resource management</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ports (Computers)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Network-on-Chip</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Time-Division Multiplexing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Pipeline processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Pipelines</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Time division multiplexing</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lee, Junghee</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Seitanidis, Ioannis</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Nicopoulos, Chrysostomos</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Dimitrakopoulos, Giorgos</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">IEEE transactions on computer-aided design of integrated circuits and systems</subfield><subfield code="d">New York, NY : Institute of Electrical and Electronics Engineers, 1982</subfield><subfield code="g">35(2016), 5, Seite 844-857</subfield><subfield code="w">(DE-627)13041705X</subfield><subfield code="w">(DE-600)627344-0</subfield><subfield code="w">(DE-576)015919471</subfield><subfield code="x">0278-0070</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:35</subfield><subfield code="g">year:2016</subfield><subfield code="g">number:5</subfield><subfield code="g">pages:844-857</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">http://dx.doi.org/10.1109/TCAD.2015.2488490</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="u">http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=7294649</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-PHY</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_120</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2002</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2004</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4313</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">35</subfield><subfield code="j">2016</subfield><subfield code="e">5</subfield><subfield code="h">844-857</subfield></datafield></record></collection>
|
| score |
7.401058 |