A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion
Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as com...
Ausführliche Beschreibung
Gespeichert in:
| Autor*in: |
Agrawal, Rekha [verfasserIn] |
|---|
| Format: |
Artikel |
|---|---|
| Sprache: |
Englisch |
| Erschienen: |
2016 |
|---|
| Rechteinformationen: |
Nutzungsrecht: © 2016, World Scientific Publishing Company |
|---|
| Übergeordnetes Werk: |
Enthalten in: Journal of circuits, systems and computers - Singapore [u.a.] : World Scientific, 1991, 25(2016), 12 |
|---|---|
| Übergeordnetes Werk: |
volume:25 ; year:2016 ; number:12 |
| Links: |
|---|
| DOI / URN: |
10.1142/S0218126616501577 |
|---|
| Katalog-ID: |
OLC1989337422 |
|---|
| LEADER | 01000caa a2200265 4500 | ||
|---|---|---|---|
| 001 | OLC1989337422 | ||
| 003 | DE-627 | ||
| 005 | 20220216060017.0 | ||
| 007 | tu | ||
| 008 | 170207s2016 xx ||||| 00| ||eng c | ||
| 024 | 7 | |a 10.1142/S0218126616501577 |2 doi | |
| 028 | 5 | 2 | |a PQ20170501 |
| 035 | |a (DE-627)OLC1989337422 | ||
| 035 | |a (DE-599)GBVOLC1989337422 | ||
| 035 | |a (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 | ||
| 035 | |a (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 082 | 0 | 4 | |a 004 |q DE-600 |
| 084 | |a 54.30 |2 bkl | ||
| 084 | |a 53.55 |2 bkl | ||
| 084 | |a 54.00 |2 bkl | ||
| 100 | 1 | |a Agrawal, Rekha |e verfasserin |4 aut | |
| 245 | 1 | 2 | |a A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| 264 | 1 | |c 2016 | |
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a ohne Hilfsmittel zu benutzen |b n |2 rdamedia | ||
| 338 | |a Band |b nc |2 rdacarrier | ||
| 520 | |a Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. | ||
| 540 | |a Nutzungsrecht: © 2016, World Scientific Publishing Company | ||
| 700 | 1 | |a Jain, Shailendra |4 oth | |
| 773 | 0 | 8 | |i Enthalten in |t Journal of circuits, systems and computers |d Singapore [u.a.] : World Scientific, 1991 |g 25(2016), 12 |w (DE-627)131031899 |w (DE-600)1096308-X |w (DE-576)028040767 |x 0218-1266 |7 nnns |
| 773 | 1 | 8 | |g volume:25 |g year:2016 |g number:12 |
| 856 | 4 | 1 | |u http://dx.doi.org/10.1142/S0218126616501577 |3 Volltext |
| 912 | |a GBV_USEFLAG_A | ||
| 912 | |a SYSFLAG_A | ||
| 912 | |a GBV_OLC | ||
| 912 | |a SSG-OLC-MAT | ||
| 912 | |a GBV_ILN_70 | ||
| 912 | |a GBV_ILN_2006 | ||
| 936 | b | k | |a 54.30 |q AVZ |
| 936 | b | k | |a 53.55 |q AVZ |
| 936 | b | k | |a 54.00 |q AVZ |
| 951 | |a AR | ||
| 952 | |d 25 |j 2016 |e 12 | ||
| author_variant |
r a ra |
|---|---|
| matchkey_str |
article:02181266:2016----::rveosmrcnlpooetplgefrutl |
| hierarchy_sort_str |
2016 |
| bklnumber |
54.30 53.55 54.00 |
| publishDate |
2016 |
| allfields |
10.1142/S0218126616501577 doi PQ20170501 (DE-627)OLC1989337422 (DE-599)GBVOLC1989337422 (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve DE-627 ger DE-627 rakwb eng 004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl Agrawal, Rekha verfasserin aut A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. Nutzungsrecht: © 2016, World Scientific Publishing Company Jain, Shailendra oth Enthalten in Journal of circuits, systems and computers Singapore [u.a.] : World Scientific, 1991 25(2016), 12 (DE-627)131031899 (DE-600)1096308-X (DE-576)028040767 0218-1266 nnns volume:25 year:2016 number:12 http://dx.doi.org/10.1142/S0218126616501577 Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_70 GBV_ILN_2006 54.30 AVZ 53.55 AVZ 54.00 AVZ AR 25 2016 12 |
| spelling |
10.1142/S0218126616501577 doi PQ20170501 (DE-627)OLC1989337422 (DE-599)GBVOLC1989337422 (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve DE-627 ger DE-627 rakwb eng 004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl Agrawal, Rekha verfasserin aut A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. Nutzungsrecht: © 2016, World Scientific Publishing Company Jain, Shailendra oth Enthalten in Journal of circuits, systems and computers Singapore [u.a.] : World Scientific, 1991 25(2016), 12 (DE-627)131031899 (DE-600)1096308-X (DE-576)028040767 0218-1266 nnns volume:25 year:2016 number:12 http://dx.doi.org/10.1142/S0218126616501577 Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_70 GBV_ILN_2006 54.30 AVZ 53.55 AVZ 54.00 AVZ AR 25 2016 12 |
| allfields_unstemmed |
10.1142/S0218126616501577 doi PQ20170501 (DE-627)OLC1989337422 (DE-599)GBVOLC1989337422 (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve DE-627 ger DE-627 rakwb eng 004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl Agrawal, Rekha verfasserin aut A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. Nutzungsrecht: © 2016, World Scientific Publishing Company Jain, Shailendra oth Enthalten in Journal of circuits, systems and computers Singapore [u.a.] : World Scientific, 1991 25(2016), 12 (DE-627)131031899 (DE-600)1096308-X (DE-576)028040767 0218-1266 nnns volume:25 year:2016 number:12 http://dx.doi.org/10.1142/S0218126616501577 Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_70 GBV_ILN_2006 54.30 AVZ 53.55 AVZ 54.00 AVZ AR 25 2016 12 |
| allfieldsGer |
10.1142/S0218126616501577 doi PQ20170501 (DE-627)OLC1989337422 (DE-599)GBVOLC1989337422 (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve DE-627 ger DE-627 rakwb eng 004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl Agrawal, Rekha verfasserin aut A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. Nutzungsrecht: © 2016, World Scientific Publishing Company Jain, Shailendra oth Enthalten in Journal of circuits, systems and computers Singapore [u.a.] : World Scientific, 1991 25(2016), 12 (DE-627)131031899 (DE-600)1096308-X (DE-576)028040767 0218-1266 nnns volume:25 year:2016 number:12 http://dx.doi.org/10.1142/S0218126616501577 Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_70 GBV_ILN_2006 54.30 AVZ 53.55 AVZ 54.00 AVZ AR 25 2016 12 |
| allfieldsSound |
10.1142/S0218126616501577 doi PQ20170501 (DE-627)OLC1989337422 (DE-599)GBVOLC1989337422 (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve DE-627 ger DE-627 rakwb eng 004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl Agrawal, Rekha verfasserin aut A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion 2016 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. Nutzungsrecht: © 2016, World Scientific Publishing Company Jain, Shailendra oth Enthalten in Journal of circuits, systems and computers Singapore [u.a.] : World Scientific, 1991 25(2016), 12 (DE-627)131031899 (DE-600)1096308-X (DE-576)028040767 0218-1266 nnns volume:25 year:2016 number:12 http://dx.doi.org/10.1142/S0218126616501577 Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_70 GBV_ILN_2006 54.30 AVZ 53.55 AVZ 54.00 AVZ AR 25 2016 12 |
| language |
English |
| source |
Enthalten in Journal of circuits, systems and computers 25(2016), 12 volume:25 year:2016 number:12 |
| sourceStr |
Enthalten in Journal of circuits, systems and computers 25(2016), 12 volume:25 year:2016 number:12 |
| format_phy_str_mv |
Article |
| institution |
findex.gbv.de |
| dewey-raw |
004 |
| isfreeaccess_bool |
false |
| container_title |
Journal of circuits, systems and computers |
| authorswithroles_txt_mv |
Agrawal, Rekha @@aut@@ Jain, Shailendra @@oth@@ |
| publishDateDaySort_date |
2016-01-01T00:00:00Z |
| hierarchy_top_id |
131031899 |
| dewey-sort |
14 |
| id |
OLC1989337422 |
| language_de |
englisch |
| fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a2200265 4500</leader><controlfield tag="001">OLC1989337422</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20220216060017.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">170207s2016 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1142/S0218126616501577</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">PQ20170501</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1989337422</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1989337422</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">004</subfield><subfield code="q">DE-600</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">54.30</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">53.55</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">54.00</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Agrawal, Rekha</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="2"><subfield code="a">A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2016</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications.</subfield></datafield><datafield tag="540" ind1=" " ind2=" "><subfield code="a">Nutzungsrecht: © 2016, World Scientific Publishing Company</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Jain, Shailendra</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of circuits, systems and computers</subfield><subfield code="d">Singapore [u.a.] : World Scientific, 1991</subfield><subfield code="g">25(2016), 12</subfield><subfield code="w">(DE-627)131031899</subfield><subfield code="w">(DE-600)1096308-X</subfield><subfield code="w">(DE-576)028040767</subfield><subfield code="x">0218-1266</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:25</subfield><subfield code="g">year:2016</subfield><subfield code="g">number:12</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">http://dx.doi.org/10.1142/S0218126616501577</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">54.30</subfield><subfield code="q">AVZ</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">53.55</subfield><subfield code="q">AVZ</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">54.00</subfield><subfield code="q">AVZ</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">25</subfield><subfield code="j">2016</subfield><subfield code="e">12</subfield></datafield></record></collection>
|
| author |
Agrawal, Rekha |
| spellingShingle |
Agrawal, Rekha ddc 004 bkl 54.30 bkl 53.55 bkl 54.00 A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| authorStr |
Agrawal, Rekha |
| ppnlink_with_tag_str_mv |
@@773@@(DE-627)131031899 |
| format |
Article |
| dewey-ones |
004 - Data processing & computer science |
| delete_txt_mv |
keep |
| author_role |
aut |
| collection |
OLC |
| remote_str |
false |
| illustrated |
Not Illustrated |
| issn |
0218-1266 |
| topic_title |
004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| topic |
ddc 004 bkl 54.30 bkl 53.55 bkl 54.00 |
| topic_unstemmed |
ddc 004 bkl 54.30 bkl 53.55 bkl 54.00 |
| topic_browse |
ddc 004 bkl 54.30 bkl 53.55 bkl 54.00 |
| format_facet |
Aufsätze Gedruckte Aufsätze |
| format_main_str_mv |
Text Zeitschrift/Artikel |
| carriertype_str_mv |
nc |
| author2_variant |
s j sj |
| hierarchy_parent_title |
Journal of circuits, systems and computers |
| hierarchy_parent_id |
131031899 |
| dewey-tens |
000 - Computer science, knowledge & systems |
| hierarchy_top_title |
Journal of circuits, systems and computers |
| isfreeaccess_txt |
false |
| familylinks_str_mv |
(DE-627)131031899 (DE-600)1096308-X (DE-576)028040767 |
| title |
A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| ctrlnum |
(DE-627)OLC1989337422 (DE-599)GBVOLC1989337422 (PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340 (KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve |
| title_full |
A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| author_sort |
Agrawal, Rekha |
| journal |
Journal of circuits, systems and computers |
| journalStr |
Journal of circuits, systems and computers |
| lang_code |
eng |
| isOA_bool |
false |
| dewey-hundreds |
000 - Computer science, information & general works |
| recordtype |
marc |
| publishDateSort |
2016 |
| contenttype_str_mv |
txt |
| author_browse |
Agrawal, Rekha |
| container_volume |
25 |
| class |
004 DE-600 54.30 bkl 53.55 bkl 54.00 bkl |
| format_se |
Aufsätze |
| author-letter |
Agrawal, Rekha |
| doi_str_mv |
10.1142/S0218126616501577 |
| dewey-full |
004 |
| title_sort |
review of some recently proposed topologies for multilevel dc–ac conversion |
| title_auth |
A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| abstract |
Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. |
| abstractGer |
Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. |
| abstract_unstemmed |
Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications. |
| collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT GBV_ILN_70 GBV_ILN_2006 |
| container_issue |
12 |
| title_short |
A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion |
| url |
http://dx.doi.org/10.1142/S0218126616501577 |
| remote_bool |
false |
| author2 |
Jain, Shailendra |
| author2Str |
Jain, Shailendra |
| ppnlink |
131031899 |
| mediatype_str_mv |
n |
| isOA_txt |
false |
| hochschulschrift_bool |
false |
| author2_role |
oth |
| doi_str |
10.1142/S0218126616501577 |
| up_date |
2024-07-03T21:11:55.187Z |
| _version_ |
1803593832408809472 |
| fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a2200265 4500</leader><controlfield tag="001">OLC1989337422</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20220216060017.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">170207s2016 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1142/S0218126616501577</subfield><subfield code="2">doi</subfield></datafield><datafield tag="028" ind1="5" ind2="2"><subfield code="a">PQ20170501</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC1989337422</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBVOLC1989337422</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(PRQ)s1017-bb78af24eaea9614a76f6372bcfa1098393d3d03beae4f894349007acdd6ac340</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(KEY)0212004620160000025001200000reviewofsomerecentlyproposedtopologiesformultileve</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">004</subfield><subfield code="q">DE-600</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">54.30</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">53.55</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">54.00</subfield><subfield code="2">bkl</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Agrawal, Rekha</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="2"><subfield code="a">A Review of Some Recently Proposed Topologies for Multilevel DC–AC Conversion</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2016</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Multilevel inverter (MLI) is gaining rapid popularity in high/medium power applications due to low THD and high quality output waveform. Recently, the MLI topologies with reduced part count has attracted the researchers by offering higher number of output voltage level with reduced part count as compared to classical topologies (CHB, NPC and FC). It is observed that these recently proposed topologies are aimed to increase the output level with less number of components but the discussion over their suitability for a particular application is not yet explored completely. The main purpose of this paper is to provide an instructive review and analysis of existing MLIs with reduced part count. An exhaustive comparison of MLIs are assessed based on the number of switches, standing/blocking voltage across the switches, conduction losses, switching losses and cost. With the outcome of comparison results, suitable structure of MLI can be judged with reduced number of components and losses for given applications.</subfield></datafield><datafield tag="540" ind1=" " ind2=" "><subfield code="a">Nutzungsrecht: © 2016, World Scientific Publishing Company</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Jain, Shailendra</subfield><subfield code="4">oth</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of circuits, systems and computers</subfield><subfield code="d">Singapore [u.a.] : World Scientific, 1991</subfield><subfield code="g">25(2016), 12</subfield><subfield code="w">(DE-627)131031899</subfield><subfield code="w">(DE-600)1096308-X</subfield><subfield code="w">(DE-576)028040767</subfield><subfield code="x">0218-1266</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:25</subfield><subfield code="g">year:2016</subfield><subfield code="g">number:12</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">http://dx.doi.org/10.1142/S0218126616501577</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">54.30</subfield><subfield code="q">AVZ</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">53.55</subfield><subfield code="q">AVZ</subfield></datafield><datafield tag="936" ind1="b" ind2="k"><subfield code="a">54.00</subfield><subfield code="q">AVZ</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">25</subfield><subfield code="j">2016</subfield><subfield code="e">12</subfield></datafield></record></collection>
|
| score |
7.4017105 |