High level synthesis and generating FPGAs with the BEDROC system
Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into desig...
Ausführliche Beschreibung
Gespeichert in:
| Autor*in: |
Leeser, Miriam [verfasserIn] |
|---|
| Format: |
Artikel |
|---|---|
| Sprache: |
Englisch |
| Erschienen: |
1993 |
|---|
| Schlagwörter: |
|---|
| Anmerkung: |
© Kluwer Academic Publishers 1993 |
|---|
| Übergeordnetes Werk: |
Enthalten in: Journal of VLSI signal processing systems for signal, image and video technology - Springer Netherlands, 1989, 6(1993), 2 vom: 01. Aug., Seite 191-214 |
|---|---|
| Übergeordnetes Werk: |
volume:6 ; year:1993 ; number:2 ; day:01 ; month:08 ; pages:191-214 |
| Links: |
|---|
| DOI / URN: |
10.1007/BF01607881 |
|---|
| Katalog-ID: |
OLC2062080360 |
|---|
| LEADER | 01000caa a22002652 4500 | ||
|---|---|---|---|
| 001 | OLC2062080360 | ||
| 003 | DE-627 | ||
| 005 | 20230504072244.0 | ||
| 007 | tu | ||
| 008 | 200819s1993 xx ||||| 00| ||eng c | ||
| 024 | 7 | |a 10.1007/BF01607881 |2 doi | |
| 035 | |a (DE-627)OLC2062080360 | ||
| 035 | |a (DE-He213)BF01607881-p | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 082 | 0 | 4 | |a 620 |q VZ |
| 100 | 1 | |a Leeser, Miriam |e verfasserin |4 aut | |
| 245 | 1 | 0 | |a High level synthesis and generating FPGAs with the BEDROC system |
| 264 | 1 | |c 1993 | |
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a ohne Hilfsmittel zu benutzen |b n |2 rdamedia | ||
| 338 | |a Band |b nc |2 rdacarrier | ||
| 500 | |a © Kluwer Academic Publishers 1993 | ||
| 520 | |a Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. | ||
| 650 | 4 | |a Control Step | |
| 650 | 4 | |a High Level Synthesis | |
| 650 | 4 | |a Hardware Description Language | |
| 650 | 4 | |a Logic Synthesis | |
| 650 | 4 | |a Xilinx FPGAs | |
| 700 | 1 | |a Chapman, Richard |4 aut | |
| 700 | 1 | |a Aagaard, Mark |4 aut | |
| 700 | 1 | |a Linderman, Mark |4 aut | |
| 700 | 1 | |a Meier, Stephan |4 aut | |
| 773 | 0 | 8 | |i Enthalten in |t Journal of VLSI signal processing systems for signal, image and video technology |d Springer Netherlands, 1989 |g 6(1993), 2 vom: 01. Aug., Seite 191-214 |w (DE-627)130761508 |w (DE-600)1000618-7 |w (DE-576)02508416X |x 0922-5773 |7 nnns |
| 773 | 1 | 8 | |g volume:6 |g year:1993 |g number:2 |g day:01 |g month:08 |g pages:191-214 |
| 856 | 4 | 1 | |u https://doi.org/10.1007/BF01607881 |z lizenzpflichtig |3 Volltext |
| 912 | |a GBV_USEFLAG_A | ||
| 912 | |a SYSFLAG_A | ||
| 912 | |a GBV_OLC | ||
| 912 | |a SSG-OLC-TEC | ||
| 912 | |a SSG-OLC-MAT | ||
| 912 | |a GBV_ILN_23 | ||
| 912 | |a GBV_ILN_70 | ||
| 912 | |a GBV_ILN_2006 | ||
| 912 | |a GBV_ILN_2020 | ||
| 912 | |a GBV_ILN_2244 | ||
| 912 | |a GBV_ILN_4318 | ||
| 912 | |a GBV_ILN_4319 | ||
| 951 | |a AR | ||
| 952 | |d 6 |j 1993 |e 2 |b 01 |c 08 |h 191-214 | ||
| author_variant |
m l ml r c rc m a ma m l ml s m sm |
|---|---|
| matchkey_str |
article:09225773:1993----::iheesnhssngnrtnfgsi |
| hierarchy_sort_str |
1993 |
| publishDate |
1993 |
| allfields |
10.1007/BF01607881 doi (DE-627)OLC2062080360 (DE-He213)BF01607881-p DE-627 ger DE-627 rakwb eng 620 VZ Leeser, Miriam verfasserin aut High level synthesis and generating FPGAs with the BEDROC system 1993 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Kluwer Academic Publishers 1993 Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs Chapman, Richard aut Aagaard, Mark aut Linderman, Mark aut Meier, Stephan aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 6(1993), 2 vom: 01. Aug., Seite 191-214 (DE-627)130761508 (DE-600)1000618-7 (DE-576)02508416X 0922-5773 nnns volume:6 year:1993 number:2 day:01 month:08 pages:191-214 https://doi.org/10.1007/BF01607881 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_23 GBV_ILN_70 GBV_ILN_2006 GBV_ILN_2020 GBV_ILN_2244 GBV_ILN_4318 GBV_ILN_4319 AR 6 1993 2 01 08 191-214 |
| spelling |
10.1007/BF01607881 doi (DE-627)OLC2062080360 (DE-He213)BF01607881-p DE-627 ger DE-627 rakwb eng 620 VZ Leeser, Miriam verfasserin aut High level synthesis and generating FPGAs with the BEDROC system 1993 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Kluwer Academic Publishers 1993 Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs Chapman, Richard aut Aagaard, Mark aut Linderman, Mark aut Meier, Stephan aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 6(1993), 2 vom: 01. Aug., Seite 191-214 (DE-627)130761508 (DE-600)1000618-7 (DE-576)02508416X 0922-5773 nnns volume:6 year:1993 number:2 day:01 month:08 pages:191-214 https://doi.org/10.1007/BF01607881 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_23 GBV_ILN_70 GBV_ILN_2006 GBV_ILN_2020 GBV_ILN_2244 GBV_ILN_4318 GBV_ILN_4319 AR 6 1993 2 01 08 191-214 |
| allfields_unstemmed |
10.1007/BF01607881 doi (DE-627)OLC2062080360 (DE-He213)BF01607881-p DE-627 ger DE-627 rakwb eng 620 VZ Leeser, Miriam verfasserin aut High level synthesis and generating FPGAs with the BEDROC system 1993 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Kluwer Academic Publishers 1993 Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs Chapman, Richard aut Aagaard, Mark aut Linderman, Mark aut Meier, Stephan aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 6(1993), 2 vom: 01. Aug., Seite 191-214 (DE-627)130761508 (DE-600)1000618-7 (DE-576)02508416X 0922-5773 nnns volume:6 year:1993 number:2 day:01 month:08 pages:191-214 https://doi.org/10.1007/BF01607881 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_23 GBV_ILN_70 GBV_ILN_2006 GBV_ILN_2020 GBV_ILN_2244 GBV_ILN_4318 GBV_ILN_4319 AR 6 1993 2 01 08 191-214 |
| allfieldsGer |
10.1007/BF01607881 doi (DE-627)OLC2062080360 (DE-He213)BF01607881-p DE-627 ger DE-627 rakwb eng 620 VZ Leeser, Miriam verfasserin aut High level synthesis and generating FPGAs with the BEDROC system 1993 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Kluwer Academic Publishers 1993 Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs Chapman, Richard aut Aagaard, Mark aut Linderman, Mark aut Meier, Stephan aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 6(1993), 2 vom: 01. Aug., Seite 191-214 (DE-627)130761508 (DE-600)1000618-7 (DE-576)02508416X 0922-5773 nnns volume:6 year:1993 number:2 day:01 month:08 pages:191-214 https://doi.org/10.1007/BF01607881 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_23 GBV_ILN_70 GBV_ILN_2006 GBV_ILN_2020 GBV_ILN_2244 GBV_ILN_4318 GBV_ILN_4319 AR 6 1993 2 01 08 191-214 |
| allfieldsSound |
10.1007/BF01607881 doi (DE-627)OLC2062080360 (DE-He213)BF01607881-p DE-627 ger DE-627 rakwb eng 620 VZ Leeser, Miriam verfasserin aut High level synthesis and generating FPGAs with the BEDROC system 1993 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Kluwer Academic Publishers 1993 Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs Chapman, Richard aut Aagaard, Mark aut Linderman, Mark aut Meier, Stephan aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 6(1993), 2 vom: 01. Aug., Seite 191-214 (DE-627)130761508 (DE-600)1000618-7 (DE-576)02508416X 0922-5773 nnns volume:6 year:1993 number:2 day:01 month:08 pages:191-214 https://doi.org/10.1007/BF01607881 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_23 GBV_ILN_70 GBV_ILN_2006 GBV_ILN_2020 GBV_ILN_2244 GBV_ILN_4318 GBV_ILN_4319 AR 6 1993 2 01 08 191-214 |
| language |
English |
| source |
Enthalten in Journal of VLSI signal processing systems for signal, image and video technology 6(1993), 2 vom: 01. Aug., Seite 191-214 volume:6 year:1993 number:2 day:01 month:08 pages:191-214 |
| sourceStr |
Enthalten in Journal of VLSI signal processing systems for signal, image and video technology 6(1993), 2 vom: 01. Aug., Seite 191-214 volume:6 year:1993 number:2 day:01 month:08 pages:191-214 |
| format_phy_str_mv |
Article |
| institution |
findex.gbv.de |
| topic_facet |
Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs |
| dewey-raw |
620 |
| isfreeaccess_bool |
false |
| container_title |
Journal of VLSI signal processing systems for signal, image and video technology |
| authorswithroles_txt_mv |
Leeser, Miriam @@aut@@ Chapman, Richard @@aut@@ Aagaard, Mark @@aut@@ Linderman, Mark @@aut@@ Meier, Stephan @@aut@@ |
| publishDateDaySort_date |
1993-08-01T00:00:00Z |
| hierarchy_top_id |
130761508 |
| dewey-sort |
3620 |
| id |
OLC2062080360 |
| language_de |
englisch |
| fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC2062080360</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230504072244.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">200819s1993 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/BF01607881</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC2062080360</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-He213)BF01607881-p</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Leeser, Miriam</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">High level synthesis and generating FPGAs with the BEDROC system</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1993</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© Kluwer Academic Publishers 1993</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Control Step</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">High Level Synthesis</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Hardware Description Language</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Synthesis</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Xilinx FPGAs</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Chapman, Richard</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Aagaard, Mark</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Linderman, Mark</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Meier, Stephan</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of VLSI signal processing systems for signal, image and video technology</subfield><subfield code="d">Springer Netherlands, 1989</subfield><subfield code="g">6(1993), 2 vom: 01. Aug., Seite 191-214</subfield><subfield code="w">(DE-627)130761508</subfield><subfield code="w">(DE-600)1000618-7</subfield><subfield code="w">(DE-576)02508416X</subfield><subfield code="x">0922-5773</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:6</subfield><subfield code="g">year:1993</subfield><subfield code="g">number:2</subfield><subfield code="g">day:01</subfield><subfield code="g">month:08</subfield><subfield code="g">pages:191-214</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">https://doi.org/10.1007/BF01607881</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2020</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2244</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4318</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4319</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">6</subfield><subfield code="j">1993</subfield><subfield code="e">2</subfield><subfield code="b">01</subfield><subfield code="c">08</subfield><subfield code="h">191-214</subfield></datafield></record></collection>
|
| author |
Leeser, Miriam |
| spellingShingle |
Leeser, Miriam ddc 620 misc Control Step misc High Level Synthesis misc Hardware Description Language misc Logic Synthesis misc Xilinx FPGAs High level synthesis and generating FPGAs with the BEDROC system |
| authorStr |
Leeser, Miriam |
| ppnlink_with_tag_str_mv |
@@773@@(DE-627)130761508 |
| format |
Article |
| dewey-ones |
620 - Engineering & allied operations |
| delete_txt_mv |
keep |
| author_role |
aut aut aut aut aut |
| collection |
OLC |
| remote_str |
false |
| illustrated |
Not Illustrated |
| issn |
0922-5773 |
| topic_title |
620 VZ High level synthesis and generating FPGAs with the BEDROC system Control Step High Level Synthesis Hardware Description Language Logic Synthesis Xilinx FPGAs |
| topic |
ddc 620 misc Control Step misc High Level Synthesis misc Hardware Description Language misc Logic Synthesis misc Xilinx FPGAs |
| topic_unstemmed |
ddc 620 misc Control Step misc High Level Synthesis misc Hardware Description Language misc Logic Synthesis misc Xilinx FPGAs |
| topic_browse |
ddc 620 misc Control Step misc High Level Synthesis misc Hardware Description Language misc Logic Synthesis misc Xilinx FPGAs |
| format_facet |
Aufsätze Gedruckte Aufsätze |
| format_main_str_mv |
Text Zeitschrift/Artikel |
| carriertype_str_mv |
nc |
| hierarchy_parent_title |
Journal of VLSI signal processing systems for signal, image and video technology |
| hierarchy_parent_id |
130761508 |
| dewey-tens |
620 - Engineering |
| hierarchy_top_title |
Journal of VLSI signal processing systems for signal, image and video technology |
| isfreeaccess_txt |
false |
| familylinks_str_mv |
(DE-627)130761508 (DE-600)1000618-7 (DE-576)02508416X |
| title |
High level synthesis and generating FPGAs with the BEDROC system |
| ctrlnum |
(DE-627)OLC2062080360 (DE-He213)BF01607881-p |
| title_full |
High level synthesis and generating FPGAs with the BEDROC system |
| author_sort |
Leeser, Miriam |
| journal |
Journal of VLSI signal processing systems for signal, image and video technology |
| journalStr |
Journal of VLSI signal processing systems for signal, image and video technology |
| lang_code |
eng |
| isOA_bool |
false |
| dewey-hundreds |
600 - Technology |
| recordtype |
marc |
| publishDateSort |
1993 |
| contenttype_str_mv |
txt |
| container_start_page |
191 |
| author_browse |
Leeser, Miriam Chapman, Richard Aagaard, Mark Linderman, Mark Meier, Stephan |
| container_volume |
6 |
| class |
620 VZ |
| format_se |
Aufsätze |
| author-letter |
Leeser, Miriam |
| doi_str_mv |
10.1007/BF01607881 |
| dewey-full |
620 |
| title_sort |
high level synthesis and generating fpgas with the bedroc system |
| title_auth |
High level synthesis and generating FPGAs with the BEDROC system |
| abstract |
Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. © Kluwer Academic Publishers 1993 |
| abstractGer |
Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. © Kluwer Academic Publishers 1993 |
| abstract_unstemmed |
Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter. © Kluwer Academic Publishers 1993 |
| collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-TEC SSG-OLC-MAT GBV_ILN_23 GBV_ILN_70 GBV_ILN_2006 GBV_ILN_2020 GBV_ILN_2244 GBV_ILN_4318 GBV_ILN_4319 |
| container_issue |
2 |
| title_short |
High level synthesis and generating FPGAs with the BEDROC system |
| url |
https://doi.org/10.1007/BF01607881 |
| remote_bool |
false |
| author2 |
Chapman, Richard Aagaard, Mark Linderman, Mark Meier, Stephan |
| author2Str |
Chapman, Richard Aagaard, Mark Linderman, Mark Meier, Stephan |
| ppnlink |
130761508 |
| mediatype_str_mv |
n |
| isOA_txt |
false |
| hochschulschrift_bool |
false |
| doi_str |
10.1007/BF01607881 |
| up_date |
2024-07-03T13:39:55.120Z |
| _version_ |
1803565394949046272 |
| fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC2062080360</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230504072244.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">200819s1993 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/BF01607881</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC2062080360</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-He213)BF01607881-p</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">620</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Leeser, Miriam</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">High level synthesis and generating FPGAs with the BEDROC system</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1993</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© Kluwer Academic Publishers 1993</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract Bedroc is a digital hardware synthesis system that automatically translates a behavioral description written in a hardware description language to field programmable gate arrays.Bedroc allows designers to specify their designs at a very high level of abstraction, and compile them into designs that can be realized in one of many different technologies. It can synthesize a wide variety of synchronous designs including signal processing applications, arithmetic applications, and general purpose processors. An additional aim of theBedroc project is to incorporate formal methods into the hardware synthesis process. By verifying the algorithms used for synthesis instead of the synthesized designs, we give the designer many of the benefits of formal methods without their having to learn new techniques. We have usedBedroc to synthesize several circuits from the High Level Synthesis Workshop benchmarks, including a wave digital elliptic filter.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Control Step</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">High Level Synthesis</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Hardware Description Language</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Synthesis</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Xilinx FPGAs</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Chapman, Richard</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Aagaard, Mark</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Linderman, Mark</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Meier, Stephan</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of VLSI signal processing systems for signal, image and video technology</subfield><subfield code="d">Springer Netherlands, 1989</subfield><subfield code="g">6(1993), 2 vom: 01. Aug., Seite 191-214</subfield><subfield code="w">(DE-627)130761508</subfield><subfield code="w">(DE-600)1000618-7</subfield><subfield code="w">(DE-576)02508416X</subfield><subfield code="x">0922-5773</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:6</subfield><subfield code="g">year:1993</subfield><subfield code="g">number:2</subfield><subfield code="g">day:01</subfield><subfield code="g">month:08</subfield><subfield code="g">pages:191-214</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">https://doi.org/10.1007/BF01607881</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-TEC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2020</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2244</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4318</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4319</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">6</subfield><subfield code="j">1993</subfield><subfield code="e">2</subfield><subfield code="b">01</subfield><subfield code="c">08</subfield><subfield code="h">191-214</subfield></datafield></record></collection>
|
| score |
7.403097 |