Formalizing the logic design of register components in discrete systems

Gespeichert in:

Autor*in:	Mishchenko, A. A. [verfasserIn] Mishchenko, A. T.

Format:	Artikel
Sprache:	Englisch

Erschienen:	1997

Schlagwörter:	Hardware Cost Register Design Register Operation Logic Design Flipflop Type

Anmerkung:	© Plenum Publishing Corporation 1997

Übergeordnetes Werk:	Enthalten in: Cybernetics and systems analysis - Kluwer Academic Publishers-Plenum Publishers, 1992, 33(1997), 2 vom: März, Seite 177-185
Übergeordnetes Werk:	volume:33 ; year:1997 ; number:2 ; month:03 ; pages:177-185

Links:	Volltext

DOI / URN:	10.1007/BF02665891

Katalog-ID:	OLC2071453875

Internformat


LEADER	01000caa a22002652 4500
001	OLC2071453875
003	DE-627
005	20230503015030.0
007	tu
008	200819s1997 xx \|\|\|\|\| 00\| \|\|eng c
024	7		\|a 10.1007/BF02665891 \|2 doi
035			\|a (DE-627)OLC2071453875
035			\|a (DE-He213)BF02665891-p
040			\|a DE-627 \|b ger \|c DE-627 \|e rakwb
041			\|a eng
082	0	4	\|a 000 \|q VZ
100	1		\|a Mishchenko, A. A. \|e verfasserin \|4 aut
245	1	0	\|a Formalizing the logic design of register components in discrete systems
264		1	\|c 1997
336			\|a Text \|b txt \|2 rdacontent
337			\|a ohne Hilfsmittel zu benutzen \|b n \|2 rdamedia
338			\|a Band \|b nc \|2 rdacarrier
500			\|a © Plenum Publishing Corporation 1997
650		4	\|a Hardware Cost
650		4	\|a Register Design
650		4	\|a Register Operation
650		4	\|a Logic Design
650		4	\|a Flipflop Type
700	1		\|a Mishchenko, A. T. \|4 aut
773	0	8	\|i Enthalten in \|t Cybernetics and systems analysis \|d Kluwer Academic Publishers-Plenum Publishers, 1992 \|g 33(1997), 2 vom: März, Seite 177-185 \|w (DE-627)131081225 \|w (DE-600)1112963-3 \|w (DE-576)029167868 \|x 1060-0396 \|7 nnns
773	1	8	\|g volume:33 \|g year:1997 \|g number:2 \|g month:03 \|g pages:177-185
856	4	1	\|u https://doi.org/10.1007/BF02665891 \|z lizenzpflichtig \|3 Volltext
912			\|a GBV_USEFLAG_A
912			\|a SYSFLAG_A
912			\|a GBV_OLC
912			\|a SSG-OLC-MAT
912			\|a SSG-OPC-MAT
912			\|a GBV_ILN_11
912			\|a GBV_ILN_40
912			\|a GBV_ILN_70
912			\|a GBV_ILN_2021
912			\|a GBV_ILN_4046
912			\|a GBV_ILN_4319
912			\|a GBV_ILN_4700
951			\|a AR
952			\|d 33 \|j 1997 \|e 2 \|c 03 \|h 177-185

Indexfelder

author_variant	a a m aa aam a t m at atm
matchkey_str	article:10600396:1997----::omlznteoidsgorgsecmoet
hierarchy_sort_str	1997
publishDate	1997
allfields	10.1007/BF02665891 doi (DE-627)OLC2071453875 (DE-He213)BF02665891-p DE-627 ger DE-627 rakwb eng 000 VZ Mishchenko, A. A. verfasserin aut Formalizing the logic design of register components in discrete systems 1997 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Plenum Publishing Corporation 1997 Hardware Cost Register Design Register Operation Logic Design Flipflop Type Mishchenko, A. T. aut Enthalten in Cybernetics and systems analysis Kluwer Academic Publishers-Plenum Publishers, 1992 33(1997), 2 vom: März, Seite 177-185 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:33 year:1997 number:2 month:03 pages:177-185 https://doi.org/10.1007/BF02665891 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_11 GBV_ILN_40 GBV_ILN_70 GBV_ILN_2021 GBV_ILN_4046 GBV_ILN_4319 GBV_ILN_4700 AR 33 1997 2 03 177-185
spelling	10.1007/BF02665891 doi (DE-627)OLC2071453875 (DE-He213)BF02665891-p DE-627 ger DE-627 rakwb eng 000 VZ Mishchenko, A. A. verfasserin aut Formalizing the logic design of register components in discrete systems 1997 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Plenum Publishing Corporation 1997 Hardware Cost Register Design Register Operation Logic Design Flipflop Type Mishchenko, A. T. aut Enthalten in Cybernetics and systems analysis Kluwer Academic Publishers-Plenum Publishers, 1992 33(1997), 2 vom: März, Seite 177-185 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:33 year:1997 number:2 month:03 pages:177-185 https://doi.org/10.1007/BF02665891 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_11 GBV_ILN_40 GBV_ILN_70 GBV_ILN_2021 GBV_ILN_4046 GBV_ILN_4319 GBV_ILN_4700 AR 33 1997 2 03 177-185
allfields_unstemmed	10.1007/BF02665891 doi (DE-627)OLC2071453875 (DE-He213)BF02665891-p DE-627 ger DE-627 rakwb eng 000 VZ Mishchenko, A. A. verfasserin aut Formalizing the logic design of register components in discrete systems 1997 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Plenum Publishing Corporation 1997 Hardware Cost Register Design Register Operation Logic Design Flipflop Type Mishchenko, A. T. aut Enthalten in Cybernetics and systems analysis Kluwer Academic Publishers-Plenum Publishers, 1992 33(1997), 2 vom: März, Seite 177-185 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:33 year:1997 number:2 month:03 pages:177-185 https://doi.org/10.1007/BF02665891 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_11 GBV_ILN_40 GBV_ILN_70 GBV_ILN_2021 GBV_ILN_4046 GBV_ILN_4319 GBV_ILN_4700 AR 33 1997 2 03 177-185
allfieldsGer	10.1007/BF02665891 doi (DE-627)OLC2071453875 (DE-He213)BF02665891-p DE-627 ger DE-627 rakwb eng 000 VZ Mishchenko, A. A. verfasserin aut Formalizing the logic design of register components in discrete systems 1997 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Plenum Publishing Corporation 1997 Hardware Cost Register Design Register Operation Logic Design Flipflop Type Mishchenko, A. T. aut Enthalten in Cybernetics and systems analysis Kluwer Academic Publishers-Plenum Publishers, 1992 33(1997), 2 vom: März, Seite 177-185 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:33 year:1997 number:2 month:03 pages:177-185 https://doi.org/10.1007/BF02665891 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_11 GBV_ILN_40 GBV_ILN_70 GBV_ILN_2021 GBV_ILN_4046 GBV_ILN_4319 GBV_ILN_4700 AR 33 1997 2 03 177-185
allfieldsSound	10.1007/BF02665891 doi (DE-627)OLC2071453875 (DE-He213)BF02665891-p DE-627 ger DE-627 rakwb eng 000 VZ Mishchenko, A. A. verfasserin aut Formalizing the logic design of register components in discrete systems 1997 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Plenum Publishing Corporation 1997 Hardware Cost Register Design Register Operation Logic Design Flipflop Type Mishchenko, A. T. aut Enthalten in Cybernetics and systems analysis Kluwer Academic Publishers-Plenum Publishers, 1992 33(1997), 2 vom: März, Seite 177-185 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:33 year:1997 number:2 month:03 pages:177-185 https://doi.org/10.1007/BF02665891 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_11 GBV_ILN_40 GBV_ILN_70 GBV_ILN_2021 GBV_ILN_4046 GBV_ILN_4319 GBV_ILN_4700 AR 33 1997 2 03 177-185
language	English
source	Enthalten in Cybernetics and systems analysis 33(1997), 2 vom: März, Seite 177-185 volume:33 year:1997 number:2 month:03 pages:177-185
sourceStr	Enthalten in Cybernetics and systems analysis 33(1997), 2 vom: März, Seite 177-185 volume:33 year:1997 number:2 month:03 pages:177-185
format_phy_str_mv	Article
institution	findex.gbv.de
topic_facet	Hardware Cost Register Design Register Operation Logic Design Flipflop Type
dewey-raw	000
isfreeaccess_bool	false
container_title	Cybernetics and systems analysis
authorswithroles_txt_mv	Mishchenko, A. A. @@aut@@ Mishchenko, A. T. @@aut@@
publishDateDaySort_date	1997-03-01T00:00:00Z
hierarchy_top_id	131081225
dewey-sort	0
id	OLC2071453875
language_de	englisch
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC2071453875</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230503015030.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">200819s1997 xx \|\|\|\|\| 00\| \|\|eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/BF02665891</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC2071453875</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-He213)BF02665891-p</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">000</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Mishchenko, A. A.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Formalizing the logic design of register components in discrete systems</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1997</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© Plenum Publishing Corporation 1997</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Hardware Cost</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Register Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Register Operation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Flipflop Type</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Mishchenko, A. T.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Cybernetics and systems analysis</subfield><subfield code="d">Kluwer Academic Publishers-Plenum Publishers, 1992</subfield><subfield code="g">33(1997), 2 vom: März, Seite 177-185</subfield><subfield code="w">(DE-627)131081225</subfield><subfield code="w">(DE-600)1112963-3</subfield><subfield code="w">(DE-576)029167868</subfield><subfield code="x">1060-0396</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:33</subfield><subfield code="g">year:1997</subfield><subfield code="g">number:2</subfield><subfield code="g">month:03</subfield><subfield code="g">pages:177-185</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">https://doi.org/10.1007/BF02665891</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OPC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_11</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4046</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4319</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4700</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">33</subfield><subfield code="j">1997</subfield><subfield code="e">2</subfield><subfield code="c">03</subfield><subfield code="h">177-185</subfield></datafield></record></collection>
author	Mishchenko, A. A.
spellingShingle	Mishchenko, A. A. ddc 000 misc Hardware Cost misc Register Design misc Register Operation misc Logic Design misc Flipflop Type Formalizing the logic design of register components in discrete systems
authorStr	Mishchenko, A. A.
ppnlink_with_tag_str_mv	@@773@@(DE-627)131081225
format	Article
dewey-ones	000 - Computer science, information & general works
delete_txt_mv	keep
author_role	aut aut
collection	OLC
remote_str	false
illustrated	Not Illustrated
issn	1060-0396
topic_title	000 VZ Formalizing the logic design of register components in discrete systems Hardware Cost Register Design Register Operation Logic Design Flipflop Type
topic	ddc 000 misc Hardware Cost misc Register Design misc Register Operation misc Logic Design misc Flipflop Type
topic_unstemmed	ddc 000 misc Hardware Cost misc Register Design misc Register Operation misc Logic Design misc Flipflop Type
topic_browse	ddc 000 misc Hardware Cost misc Register Design misc Register Operation misc Logic Design misc Flipflop Type
format_facet	Aufsätze Gedruckte Aufsätze
format_main_str_mv	Text Zeitschrift/Artikel
carriertype_str_mv	nc
hierarchy_parent_title	Cybernetics and systems analysis
hierarchy_parent_id	131081225
dewey-tens	000 - Computer science, knowledge & systems
hierarchy_top_title	Cybernetics and systems analysis
isfreeaccess_txt	false
familylinks_str_mv	(DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868
title	Formalizing the logic design of register components in discrete systems
ctrlnum	(DE-627)OLC2071453875 (DE-He213)BF02665891-p
title_full	Formalizing the logic design of register components in discrete systems
author_sort	Mishchenko, A. A.
journal	Cybernetics and systems analysis
journalStr	Cybernetics and systems analysis
lang_code	eng
isOA_bool	false
dewey-hundreds	000 - Computer science, information & general works
recordtype	marc
publishDateSort	1997
contenttype_str_mv	txt
container_start_page	177
author_browse	Mishchenko, A. A. Mishchenko, A. T.
container_volume	33
class	000 VZ
format_se	Aufsätze
author-letter	Mishchenko, A. A.
doi_str_mv	10.1007/BF02665891
dewey-full	000
title_sort	formalizing the logic design of register components in discrete systems
title_auth	Formalizing the logic design of register components in discrete systems
abstract	© Plenum Publishing Corporation 1997
abstractGer	© Plenum Publishing Corporation 1997
abstract_unstemmed	© Plenum Publishing Corporation 1997
collection_details	GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_11 GBV_ILN_40 GBV_ILN_70 GBV_ILN_2021 GBV_ILN_4046 GBV_ILN_4319 GBV_ILN_4700
container_issue	2
title_short	Formalizing the logic design of register components in discrete systems
url	https://doi.org/10.1007/BF02665891
remote_bool	false
author2	Mishchenko, A. T.
author2Str	Mishchenko, A. T.
ppnlink	131081225
mediatype_str_mv	n
isOA_txt	false
hochschulschrift_bool	false
doi_str	10.1007/BF02665891
up_date	2024-07-04T03:34:11.335Z
_version_	1803617882699988992
fullrecord_marcxml	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC2071453875</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230503015030.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">200819s1997 xx \|\|\|\|\| 00\| \|\|eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/BF02665891</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC2071453875</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-He213)BF02665891-p</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">000</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Mishchenko, A. A.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Formalizing the logic design of register components in discrete systems</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1997</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© Plenum Publishing Corporation 1997</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Hardware Cost</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Register Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Register Operation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Flipflop Type</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Mishchenko, A. T.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Cybernetics and systems analysis</subfield><subfield code="d">Kluwer Academic Publishers-Plenum Publishers, 1992</subfield><subfield code="g">33(1997), 2 vom: März, Seite 177-185</subfield><subfield code="w">(DE-627)131081225</subfield><subfield code="w">(DE-600)1112963-3</subfield><subfield code="w">(DE-576)029167868</subfield><subfield code="x">1060-0396</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:33</subfield><subfield code="g">year:1997</subfield><subfield code="g">number:2</subfield><subfield code="g">month:03</subfield><subfield code="g">pages:177-185</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">https://doi.org/10.1007/BF02665891</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OPC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_11</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2021</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4046</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4319</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_4700</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">33</subfield><subfield code="j">1997</subfield><subfield code="e">2</subfield><subfield code="c">03</subfield><subfield code="h">177-185</subfield></datafield></record></collection>
score	7.399069

Nicht das Richtige dabei?

Schreiben Sie uns!

Formalizing the logic design of register components in discrete systems

Nicht das Richtige dabei?

Zugang & Verfügbarkeit

Vorhandene Bände

Nicht das Richtige dabei?