Synthesis of logical multiport devices with prescribed dynamics of output processes
Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A re...
Ausführliche Beschreibung
Gespeichert in:
| Autor*in: |
Levin, V. I. [verfasserIn] |
|---|
| Format: |
Artikel |
|---|---|
| Sprache: |
Englisch |
| Erschienen: |
2012 |
|---|
| Schlagwörter: |
|---|
| Anmerkung: |
© Springer Science+Business Media, Inc. 2012 |
|---|
| Übergeordnetes Werk: |
Enthalten in: Cybernetics and systems analysis - Springer US, 1992, 48(2012), 2 vom: März, Seite 304-312 |
|---|---|
| Übergeordnetes Werk: |
volume:48 ; year:2012 ; number:2 ; month:03 ; pages:304-312 |
| Links: |
|---|
| DOI / URN: |
10.1007/s10559-012-9409-8 |
|---|
| Katalog-ID: |
OLC2071468163 |
|---|
| LEADER | 01000caa a22002652 4500 | ||
|---|---|---|---|
| 001 | OLC2071468163 | ||
| 003 | DE-627 | ||
| 005 | 20230503015143.0 | ||
| 007 | tu | ||
| 008 | 200819s2012 xx ||||| 00| ||eng c | ||
| 024 | 7 | |a 10.1007/s10559-012-9409-8 |2 doi | |
| 035 | |a (DE-627)OLC2071468163 | ||
| 035 | |a (DE-He213)s10559-012-9409-8-p | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 082 | 0 | 4 | |a 000 |q VZ |
| 100 | 1 | |a Levin, V. I. |e verfasserin |4 aut | |
| 245 | 1 | 0 | |a Synthesis of logical multiport devices with prescribed dynamics of output processes |
| 264 | 1 | |c 2012 | |
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a ohne Hilfsmittel zu benutzen |b n |2 rdamedia | ||
| 338 | |a Band |b nc |2 rdacarrier | ||
| 500 | |a © Springer Science+Business Media, Inc. 2012 | ||
| 520 | |a Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. | ||
| 650 | 4 | |a logical multiport device | |
| 650 | 4 | |a dynamic process | |
| 650 | 4 | |a continuous logic | |
| 650 | 4 | |a synthesis algorithm | |
| 773 | 0 | 8 | |i Enthalten in |t Cybernetics and systems analysis |d Springer US, 1992 |g 48(2012), 2 vom: März, Seite 304-312 |w (DE-627)131081225 |w (DE-600)1112963-3 |w (DE-576)029167868 |x 1060-0396 |7 nnns |
| 773 | 1 | 8 | |g volume:48 |g year:2012 |g number:2 |g month:03 |g pages:304-312 |
| 856 | 4 | 1 | |u https://doi.org/10.1007/s10559-012-9409-8 |z lizenzpflichtig |3 Volltext |
| 912 | |a GBV_USEFLAG_A | ||
| 912 | |a SYSFLAG_A | ||
| 912 | |a GBV_OLC | ||
| 912 | |a SSG-OLC-MAT | ||
| 912 | |a SSG-OPC-MAT | ||
| 912 | |a GBV_ILN_70 | ||
| 951 | |a AR | ||
| 952 | |d 48 |j 2012 |e 2 |c 03 |h 304-312 | ||
| author_variant |
v i l vi vil |
|---|---|
| matchkey_str |
article:10600396:2012----::yteiolgclutprdvcsihrsrbdyai |
| hierarchy_sort_str |
2012 |
| publishDate |
2012 |
| allfields |
10.1007/s10559-012-9409-8 doi (DE-627)OLC2071468163 (DE-He213)s10559-012-9409-8-p DE-627 ger DE-627 rakwb eng 000 VZ Levin, V. I. verfasserin aut Synthesis of logical multiport devices with prescribed dynamics of output processes 2012 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Springer Science+Business Media, Inc. 2012 Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. logical multiport device dynamic process continuous logic synthesis algorithm Enthalten in Cybernetics and systems analysis Springer US, 1992 48(2012), 2 vom: März, Seite 304-312 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:48 year:2012 number:2 month:03 pages:304-312 https://doi.org/10.1007/s10559-012-9409-8 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_70 AR 48 2012 2 03 304-312 |
| spelling |
10.1007/s10559-012-9409-8 doi (DE-627)OLC2071468163 (DE-He213)s10559-012-9409-8-p DE-627 ger DE-627 rakwb eng 000 VZ Levin, V. I. verfasserin aut Synthesis of logical multiport devices with prescribed dynamics of output processes 2012 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Springer Science+Business Media, Inc. 2012 Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. logical multiport device dynamic process continuous logic synthesis algorithm Enthalten in Cybernetics and systems analysis Springer US, 1992 48(2012), 2 vom: März, Seite 304-312 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:48 year:2012 number:2 month:03 pages:304-312 https://doi.org/10.1007/s10559-012-9409-8 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_70 AR 48 2012 2 03 304-312 |
| allfields_unstemmed |
10.1007/s10559-012-9409-8 doi (DE-627)OLC2071468163 (DE-He213)s10559-012-9409-8-p DE-627 ger DE-627 rakwb eng 000 VZ Levin, V. I. verfasserin aut Synthesis of logical multiport devices with prescribed dynamics of output processes 2012 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Springer Science+Business Media, Inc. 2012 Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. logical multiport device dynamic process continuous logic synthesis algorithm Enthalten in Cybernetics and systems analysis Springer US, 1992 48(2012), 2 vom: März, Seite 304-312 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:48 year:2012 number:2 month:03 pages:304-312 https://doi.org/10.1007/s10559-012-9409-8 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_70 AR 48 2012 2 03 304-312 |
| allfieldsGer |
10.1007/s10559-012-9409-8 doi (DE-627)OLC2071468163 (DE-He213)s10559-012-9409-8-p DE-627 ger DE-627 rakwb eng 000 VZ Levin, V. I. verfasserin aut Synthesis of logical multiport devices with prescribed dynamics of output processes 2012 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Springer Science+Business Media, Inc. 2012 Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. logical multiport device dynamic process continuous logic synthesis algorithm Enthalten in Cybernetics and systems analysis Springer US, 1992 48(2012), 2 vom: März, Seite 304-312 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:48 year:2012 number:2 month:03 pages:304-312 https://doi.org/10.1007/s10559-012-9409-8 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_70 AR 48 2012 2 03 304-312 |
| allfieldsSound |
10.1007/s10559-012-9409-8 doi (DE-627)OLC2071468163 (DE-He213)s10559-012-9409-8-p DE-627 ger DE-627 rakwb eng 000 VZ Levin, V. I. verfasserin aut Synthesis of logical multiport devices with prescribed dynamics of output processes 2012 Text txt rdacontent ohne Hilfsmittel zu benutzen n rdamedia Band nc rdacarrier © Springer Science+Business Media, Inc. 2012 Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. logical multiport device dynamic process continuous logic synthesis algorithm Enthalten in Cybernetics and systems analysis Springer US, 1992 48(2012), 2 vom: März, Seite 304-312 (DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 1060-0396 nnns volume:48 year:2012 number:2 month:03 pages:304-312 https://doi.org/10.1007/s10559-012-9409-8 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_70 AR 48 2012 2 03 304-312 |
| language |
English |
| source |
Enthalten in Cybernetics and systems analysis 48(2012), 2 vom: März, Seite 304-312 volume:48 year:2012 number:2 month:03 pages:304-312 |
| sourceStr |
Enthalten in Cybernetics and systems analysis 48(2012), 2 vom: März, Seite 304-312 volume:48 year:2012 number:2 month:03 pages:304-312 |
| format_phy_str_mv |
Article |
| institution |
findex.gbv.de |
| topic_facet |
logical multiport device dynamic process continuous logic synthesis algorithm |
| dewey-raw |
000 |
| isfreeaccess_bool |
false |
| container_title |
Cybernetics and systems analysis |
| authorswithroles_txt_mv |
Levin, V. I. @@aut@@ |
| publishDateDaySort_date |
2012-03-01T00:00:00Z |
| hierarchy_top_id |
131081225 |
| dewey-sort |
0 |
| id |
OLC2071468163 |
| language_de |
englisch |
| fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC2071468163</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230503015143.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">200819s2012 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/s10559-012-9409-8</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC2071468163</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-He213)s10559-012-9409-8-p</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">000</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Levin, V. I.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Synthesis of logical multiport devices with prescribed dynamics of output processes</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2012</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© Springer Science+Business Media, Inc. 2012</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">logical multiport device</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">dynamic process</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">continuous logic</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">synthesis algorithm</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Cybernetics and systems analysis</subfield><subfield code="d">Springer US, 1992</subfield><subfield code="g">48(2012), 2 vom: März, Seite 304-312</subfield><subfield code="w">(DE-627)131081225</subfield><subfield code="w">(DE-600)1112963-3</subfield><subfield code="w">(DE-576)029167868</subfield><subfield code="x">1060-0396</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:48</subfield><subfield code="g">year:2012</subfield><subfield code="g">number:2</subfield><subfield code="g">month:03</subfield><subfield code="g">pages:304-312</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">https://doi.org/10.1007/s10559-012-9409-8</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OPC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">48</subfield><subfield code="j">2012</subfield><subfield code="e">2</subfield><subfield code="c">03</subfield><subfield code="h">304-312</subfield></datafield></record></collection>
|
| author |
Levin, V. I. |
| spellingShingle |
Levin, V. I. ddc 000 misc logical multiport device misc dynamic process misc continuous logic misc synthesis algorithm Synthesis of logical multiport devices with prescribed dynamics of output processes |
| authorStr |
Levin, V. I. |
| ppnlink_with_tag_str_mv |
@@773@@(DE-627)131081225 |
| format |
Article |
| dewey-ones |
000 - Computer science, information & general works |
| delete_txt_mv |
keep |
| author_role |
aut |
| collection |
OLC |
| remote_str |
false |
| illustrated |
Not Illustrated |
| issn |
1060-0396 |
| topic_title |
000 VZ Synthesis of logical multiport devices with prescribed dynamics of output processes logical multiport device dynamic process continuous logic synthesis algorithm |
| topic |
ddc 000 misc logical multiport device misc dynamic process misc continuous logic misc synthesis algorithm |
| topic_unstemmed |
ddc 000 misc logical multiport device misc dynamic process misc continuous logic misc synthesis algorithm |
| topic_browse |
ddc 000 misc logical multiport device misc dynamic process misc continuous logic misc synthesis algorithm |
| format_facet |
Aufsätze Gedruckte Aufsätze |
| format_main_str_mv |
Text Zeitschrift/Artikel |
| carriertype_str_mv |
nc |
| hierarchy_parent_title |
Cybernetics and systems analysis |
| hierarchy_parent_id |
131081225 |
| dewey-tens |
000 - Computer science, knowledge & systems |
| hierarchy_top_title |
Cybernetics and systems analysis |
| isfreeaccess_txt |
false |
| familylinks_str_mv |
(DE-627)131081225 (DE-600)1112963-3 (DE-576)029167868 |
| title |
Synthesis of logical multiport devices with prescribed dynamics of output processes |
| ctrlnum |
(DE-627)OLC2071468163 (DE-He213)s10559-012-9409-8-p |
| title_full |
Synthesis of logical multiport devices with prescribed dynamics of output processes |
| author_sort |
Levin, V. I. |
| journal |
Cybernetics and systems analysis |
| journalStr |
Cybernetics and systems analysis |
| lang_code |
eng |
| isOA_bool |
false |
| dewey-hundreds |
000 - Computer science, information & general works |
| recordtype |
marc |
| publishDateSort |
2012 |
| contenttype_str_mv |
txt |
| container_start_page |
304 |
| author_browse |
Levin, V. I. |
| container_volume |
48 |
| class |
000 VZ |
| format_se |
Aufsätze |
| author-letter |
Levin, V. I. |
| doi_str_mv |
10.1007/s10559-012-9409-8 |
| dewey-full |
000 |
| title_sort |
synthesis of logical multiport devices with prescribed dynamics of output processes |
| title_auth |
Synthesis of logical multiport devices with prescribed dynamics of output processes |
| abstract |
Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. © Springer Science+Business Media, Inc. 2012 |
| abstractGer |
Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. © Springer Science+Business Media, Inc. 2012 |
| abstract_unstemmed |
Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given. © Springer Science+Business Media, Inc. 2012 |
| collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_OLC SSG-OLC-MAT SSG-OPC-MAT GBV_ILN_70 |
| container_issue |
2 |
| title_short |
Synthesis of logical multiport devices with prescribed dynamics of output processes |
| url |
https://doi.org/10.1007/s10559-012-9409-8 |
| remote_bool |
false |
| ppnlink |
131081225 |
| mediatype_str_mv |
n |
| isOA_txt |
false |
| hochschulschrift_bool |
false |
| doi_str |
10.1007/s10559-012-9409-8 |
| up_date |
2024-07-04T03:35:34.936Z |
| _version_ |
1803617970361991169 |
| fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">OLC2071468163</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20230503015143.0</controlfield><controlfield tag="007">tu</controlfield><controlfield tag="008">200819s2012 xx ||||| 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/s10559-012-9409-8</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)OLC2071468163</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-He213)s10559-012-9409-8-p</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2="4"><subfield code="a">000</subfield><subfield code="q">VZ</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Levin, V. I.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Synthesis of logical multiport devices with prescribed dynamics of output processes</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2012</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">ohne Hilfsmittel zu benutzen</subfield><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Band</subfield><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© Springer Science+Business Media, Inc. 2012</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract The problem of synthesis of a dynamic process in some prescribed form at the output of a logical (n,1)-port device is formulated for a given dependence b = f(a1,…, an) of switching the output signal on moments a1,…, an of switching input signals, where f is a continuous-logic function. A regular procedure is proposed to solve the problem by constructing an (n,1)-port device that implements the required dependence f. Solutions for all possible typical cases and a solution algorithm for the general case are given.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">logical multiport device</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">dynamic process</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">continuous logic</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">synthesis algorithm</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Cybernetics and systems analysis</subfield><subfield code="d">Springer US, 1992</subfield><subfield code="g">48(2012), 2 vom: März, Seite 304-312</subfield><subfield code="w">(DE-627)131081225</subfield><subfield code="w">(DE-600)1112963-3</subfield><subfield code="w">(DE-576)029167868</subfield><subfield code="x">1060-0396</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:48</subfield><subfield code="g">year:2012</subfield><subfield code="g">number:2</subfield><subfield code="g">month:03</subfield><subfield code="g">pages:304-312</subfield></datafield><datafield tag="856" ind1="4" ind2="1"><subfield code="u">https://doi.org/10.1007/s10559-012-9409-8</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_OLC</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OLC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SSG-OPC-MAT</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">48</subfield><subfield code="j">2012</subfield><subfield code="e">2</subfield><subfield code="c">03</subfield><subfield code="h">304-312</subfield></datafield></record></collection>
|
| score |
7.4021244 |