Comparison of tree and straight-line clocking for long systolic arrays
Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present a...
Ausführliche Beschreibung
Autor*in: |
Dikaiakos, Marios D. [verfasserIn] Steiglitz, Kenneth [verfasserIn] |
---|
Format: |
E-Artikel |
---|---|
Sprache: |
Englisch |
Erschienen: |
1991 |
---|
Schlagwörter: |
---|
Übergeordnetes Werk: |
Enthalten in: Journal of VLSI signal processing systems for signal, image and video technology - Springer Netherlands, 1989, 2(1991), 4 vom: 01. Mai, Seite 287-299 |
---|---|
Übergeordnetes Werk: |
volume:2 ; year:1991 ; number:4 ; day:01 ; month:05 ; pages:287-299 |
Links: |
---|
DOI / URN: |
10.1007/BF00925471 |
---|
Katalog-ID: |
SPR018308724 |
---|
LEADER | 01000caa a22002652 4500 | ||
---|---|---|---|
001 | SPR018308724 | ||
003 | DE-627 | ||
005 | 20201124222344.0 | ||
007 | cr uuu---uuuuu | ||
008 | 201006s1991 xx |||||o 00| ||eng c | ||
024 | 7 | |a 10.1007/BF00925471 |2 doi | |
035 | |a (DE-627)SPR018308724 | ||
035 | |a (SPR)BF00925471-e | ||
040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
041 | |a eng | ||
100 | 1 | |a Dikaiakos, Marios D. |e verfasserin |4 aut | |
245 | 1 | 0 | |a Comparison of tree and straight-line clocking for long systolic arrays |
264 | 1 | |c 1991 | |
336 | |a Text |b txt |2 rdacontent | ||
337 | |a Computermedien |b c |2 rdamedia | ||
338 | |a Online-Ressource |b cr |2 rdacarrier | ||
520 | |a Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. | ||
650 | 4 | |a Clock Signal |7 (dpeaa)DE-He213 | |
650 | 4 | |a Systolic Array |7 (dpeaa)DE-He213 | |
650 | 4 | |a Clock Period |7 (dpeaa)DE-He213 | |
650 | 4 | |a Clock Pulse |7 (dpeaa)DE-He213 | |
650 | 4 | |a Synchronous System |7 (dpeaa)DE-He213 | |
700 | 1 | |a Steiglitz, Kenneth |e verfasserin |4 aut | |
773 | 0 | 8 | |i Enthalten in |t Journal of VLSI signal processing systems for signal, image and video technology |d Springer Netherlands, 1989 |g 2(1991), 4 vom: 01. Mai, Seite 287-299 |w (DE-627)SPR018308090 |7 nnns |
773 | 1 | 8 | |g volume:2 |g year:1991 |g number:4 |g day:01 |g month:05 |g pages:287-299 |
856 | 4 | 0 | |u https://dx.doi.org/10.1007/BF00925471 |z lizenzpflichtig |3 Volltext |
912 | |a GBV_USEFLAG_A | ||
912 | |a SYSFLAG_A | ||
912 | |a GBV_SPRINGER | ||
912 | |a GBV_ILN_40 | ||
912 | |a GBV_ILN_2006 | ||
912 | |a GBV_ILN_2027 | ||
951 | |a AR | ||
952 | |d 2 |j 1991 |e 4 |b 01 |c 05 |h 287-299 |
author_variant |
m d d md mdd k s ks |
---|---|
matchkey_str |
dikaiakosmariosdsteiglitzkenneth:1991----:oprsnfrensrihlncoknfro |
hierarchy_sort_str |
1991 |
publishDate |
1991 |
allfields |
10.1007/BF00925471 doi (DE-627)SPR018308724 (SPR)BF00925471-e DE-627 ger DE-627 rakwb eng Dikaiakos, Marios D. verfasserin aut Comparison of tree and straight-line clocking for long systolic arrays 1991 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. Clock Signal (dpeaa)DE-He213 Systolic Array (dpeaa)DE-He213 Clock Period (dpeaa)DE-He213 Clock Pulse (dpeaa)DE-He213 Synchronous System (dpeaa)DE-He213 Steiglitz, Kenneth verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 2(1991), 4 vom: 01. Mai, Seite 287-299 (DE-627)SPR018308090 nnns volume:2 year:1991 number:4 day:01 month:05 pages:287-299 https://dx.doi.org/10.1007/BF00925471 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 2 1991 4 01 05 287-299 |
spelling |
10.1007/BF00925471 doi (DE-627)SPR018308724 (SPR)BF00925471-e DE-627 ger DE-627 rakwb eng Dikaiakos, Marios D. verfasserin aut Comparison of tree and straight-line clocking for long systolic arrays 1991 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. Clock Signal (dpeaa)DE-He213 Systolic Array (dpeaa)DE-He213 Clock Period (dpeaa)DE-He213 Clock Pulse (dpeaa)DE-He213 Synchronous System (dpeaa)DE-He213 Steiglitz, Kenneth verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 2(1991), 4 vom: 01. Mai, Seite 287-299 (DE-627)SPR018308090 nnns volume:2 year:1991 number:4 day:01 month:05 pages:287-299 https://dx.doi.org/10.1007/BF00925471 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 2 1991 4 01 05 287-299 |
allfields_unstemmed |
10.1007/BF00925471 doi (DE-627)SPR018308724 (SPR)BF00925471-e DE-627 ger DE-627 rakwb eng Dikaiakos, Marios D. verfasserin aut Comparison of tree and straight-line clocking for long systolic arrays 1991 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. Clock Signal (dpeaa)DE-He213 Systolic Array (dpeaa)DE-He213 Clock Period (dpeaa)DE-He213 Clock Pulse (dpeaa)DE-He213 Synchronous System (dpeaa)DE-He213 Steiglitz, Kenneth verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 2(1991), 4 vom: 01. Mai, Seite 287-299 (DE-627)SPR018308090 nnns volume:2 year:1991 number:4 day:01 month:05 pages:287-299 https://dx.doi.org/10.1007/BF00925471 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 2 1991 4 01 05 287-299 |
allfieldsGer |
10.1007/BF00925471 doi (DE-627)SPR018308724 (SPR)BF00925471-e DE-627 ger DE-627 rakwb eng Dikaiakos, Marios D. verfasserin aut Comparison of tree and straight-line clocking for long systolic arrays 1991 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. Clock Signal (dpeaa)DE-He213 Systolic Array (dpeaa)DE-He213 Clock Period (dpeaa)DE-He213 Clock Pulse (dpeaa)DE-He213 Synchronous System (dpeaa)DE-He213 Steiglitz, Kenneth verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 2(1991), 4 vom: 01. Mai, Seite 287-299 (DE-627)SPR018308090 nnns volume:2 year:1991 number:4 day:01 month:05 pages:287-299 https://dx.doi.org/10.1007/BF00925471 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 2 1991 4 01 05 287-299 |
allfieldsSound |
10.1007/BF00925471 doi (DE-627)SPR018308724 (SPR)BF00925471-e DE-627 ger DE-627 rakwb eng Dikaiakos, Marios D. verfasserin aut Comparison of tree and straight-line clocking for long systolic arrays 1991 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. Clock Signal (dpeaa)DE-He213 Systolic Array (dpeaa)DE-He213 Clock Period (dpeaa)DE-He213 Clock Pulse (dpeaa)DE-He213 Synchronous System (dpeaa)DE-He213 Steiglitz, Kenneth verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 2(1991), 4 vom: 01. Mai, Seite 287-299 (DE-627)SPR018308090 nnns volume:2 year:1991 number:4 day:01 month:05 pages:287-299 https://dx.doi.org/10.1007/BF00925471 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 2 1991 4 01 05 287-299 |
language |
English |
source |
Enthalten in Journal of VLSI signal processing systems for signal, image and video technology 2(1991), 4 vom: 01. Mai, Seite 287-299 volume:2 year:1991 number:4 day:01 month:05 pages:287-299 |
sourceStr |
Enthalten in Journal of VLSI signal processing systems for signal, image and video technology 2(1991), 4 vom: 01. Mai, Seite 287-299 volume:2 year:1991 number:4 day:01 month:05 pages:287-299 |
format_phy_str_mv |
Article |
institution |
findex.gbv.de |
topic_facet |
Clock Signal Systolic Array Clock Period Clock Pulse Synchronous System |
isfreeaccess_bool |
false |
container_title |
Journal of VLSI signal processing systems for signal, image and video technology |
authorswithroles_txt_mv |
Dikaiakos, Marios D. @@aut@@ Steiglitz, Kenneth @@aut@@ |
publishDateDaySort_date |
1991-05-01T00:00:00Z |
hierarchy_top_id |
SPR018308090 |
id |
SPR018308724 |
language_de |
englisch |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">SPR018308724</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20201124222344.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">201006s1991 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/BF00925471</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)SPR018308724</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(SPR)BF00925471-e</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Dikaiakos, Marios D.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Comparison of tree and straight-line clocking for long systolic arrays</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1991</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Clock Signal</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systolic Array</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Clock Period</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Clock Pulse</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Synchronous System</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Steiglitz, Kenneth</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of VLSI signal processing systems for signal, image and video technology</subfield><subfield code="d">Springer Netherlands, 1989</subfield><subfield code="g">2(1991), 4 vom: 01. Mai, Seite 287-299</subfield><subfield code="w">(DE-627)SPR018308090</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:2</subfield><subfield code="g">year:1991</subfield><subfield code="g">number:4</subfield><subfield code="g">day:01</subfield><subfield code="g">month:05</subfield><subfield code="g">pages:287-299</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://dx.doi.org/10.1007/BF00925471</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_SPRINGER</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2027</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">2</subfield><subfield code="j">1991</subfield><subfield code="e">4</subfield><subfield code="b">01</subfield><subfield code="c">05</subfield><subfield code="h">287-299</subfield></datafield></record></collection>
|
author |
Dikaiakos, Marios D. |
spellingShingle |
Dikaiakos, Marios D. misc Clock Signal misc Systolic Array misc Clock Period misc Clock Pulse misc Synchronous System Comparison of tree and straight-line clocking for long systolic arrays |
authorStr |
Dikaiakos, Marios D. |
ppnlink_with_tag_str_mv |
@@773@@(DE-627)SPR018308090 |
format |
electronic Article |
delete_txt_mv |
keep |
author_role |
aut aut |
collection |
springer |
remote_str |
true |
illustrated |
Not Illustrated |
topic_title |
Comparison of tree and straight-line clocking for long systolic arrays Clock Signal (dpeaa)DE-He213 Systolic Array (dpeaa)DE-He213 Clock Period (dpeaa)DE-He213 Clock Pulse (dpeaa)DE-He213 Synchronous System (dpeaa)DE-He213 |
topic |
misc Clock Signal misc Systolic Array misc Clock Period misc Clock Pulse misc Synchronous System |
topic_unstemmed |
misc Clock Signal misc Systolic Array misc Clock Period misc Clock Pulse misc Synchronous System |
topic_browse |
misc Clock Signal misc Systolic Array misc Clock Period misc Clock Pulse misc Synchronous System |
format_facet |
Elektronische Aufsätze Aufsätze Elektronische Ressource |
format_main_str_mv |
Text Zeitschrift/Artikel |
carriertype_str_mv |
cr |
hierarchy_parent_title |
Journal of VLSI signal processing systems for signal, image and video technology |
hierarchy_parent_id |
SPR018308090 |
hierarchy_top_title |
Journal of VLSI signal processing systems for signal, image and video technology |
isfreeaccess_txt |
false |
familylinks_str_mv |
(DE-627)SPR018308090 |
title |
Comparison of tree and straight-line clocking for long systolic arrays |
ctrlnum |
(DE-627)SPR018308724 (SPR)BF00925471-e |
title_full |
Comparison of tree and straight-line clocking for long systolic arrays |
author_sort |
Dikaiakos, Marios D. |
journal |
Journal of VLSI signal processing systems for signal, image and video technology |
journalStr |
Journal of VLSI signal processing systems for signal, image and video technology |
lang_code |
eng |
isOA_bool |
false |
recordtype |
marc |
publishDateSort |
1991 |
contenttype_str_mv |
txt |
container_start_page |
287 |
author_browse |
Dikaiakos, Marios D. Steiglitz, Kenneth |
container_volume |
2 |
format_se |
Elektronische Aufsätze |
author-letter |
Dikaiakos, Marios D. |
doi_str_mv |
10.1007/BF00925471 |
author2-role |
verfasserin |
title_sort |
comparison of tree and straight-line clocking for long systolic arrays |
title_auth |
Comparison of tree and straight-line clocking for long systolic arrays |
abstract |
Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. |
abstractGer |
Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. |
abstract_unstemmed |
Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking. |
collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 |
container_issue |
4 |
title_short |
Comparison of tree and straight-line clocking for long systolic arrays |
url |
https://dx.doi.org/10.1007/BF00925471 |
remote_bool |
true |
author2 |
Steiglitz, Kenneth |
author2Str |
Steiglitz, Kenneth |
ppnlink |
SPR018308090 |
mediatype_str_mv |
c |
isOA_txt |
false |
hochschulschrift_bool |
false |
doi_str |
10.1007/BF00925471 |
up_date |
2024-07-03T18:50:25.368Z |
_version_ |
1803584930183118848 |
fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">SPR018308724</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20201124222344.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">201006s1991 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/BF00925471</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)SPR018308724</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(SPR)BF00925471-e</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Dikaiakos, Marios D.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Comparison of tree and straight-line clocking for long systolic arrays</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1991</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract A critical problem in building long systolic arrays lies in efficient and reliable synchronization. We address this problem in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. We present analytic bounds for the Probability of Failure and the Mean Time to Failure, and examine the trade-offs between reliability and throughput in both schemes. Our basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes more reliable than straight-line clocking.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Clock Signal</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systolic Array</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Clock Period</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Clock Pulse</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Synchronous System</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Steiglitz, Kenneth</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of VLSI signal processing systems for signal, image and video technology</subfield><subfield code="d">Springer Netherlands, 1989</subfield><subfield code="g">2(1991), 4 vom: 01. Mai, Seite 287-299</subfield><subfield code="w">(DE-627)SPR018308090</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:2</subfield><subfield code="g">year:1991</subfield><subfield code="g">number:4</subfield><subfield code="g">day:01</subfield><subfield code="g">month:05</subfield><subfield code="g">pages:287-299</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://dx.doi.org/10.1007/BF00925471</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_SPRINGER</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2027</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">2</subfield><subfield code="j">1991</subfield><subfield code="e">4</subfield><subfield code="b">01</subfield><subfield code="c">05</subfield><subfield code="h">287-299</subfield></datafield></record></collection>
|
score |
7.3990917 |