Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA
Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel imp...
Ausführliche Beschreibung
Autor*in: |
Ravichandran, Dhivya [verfasserIn] Rajagopalan, Sundararaman [verfasserIn] Upadhyay, Har Narayan [verfasserIn] Rayappan, John Bosco Balaguru [verfasserIn] Amirtharajan, Rengarajan [verfasserIn] |
---|
Format: |
E-Artikel |
---|---|
Sprache: |
Englisch |
Erschienen: |
2018 |
---|
Schlagwörter: |
---|
Übergeordnetes Werk: |
Enthalten in: Journal of VLSI signal processing systems for signal, image and video technology - Springer Netherlands, 1989, 91(2018), 5 vom: 15. Feb., Seite 475-501 |
---|---|
Übergeordnetes Werk: |
volume:91 ; year:2018 ; number:5 ; day:15 ; month:02 ; pages:475-501 |
Links: |
---|
DOI / URN: |
10.1007/s11265-018-1337-z |
---|
Katalog-ID: |
SPR018333818 |
---|
LEADER | 01000caa a22002652 4500 | ||
---|---|---|---|
001 | SPR018333818 | ||
003 | DE-627 | ||
005 | 20201124222421.0 | ||
007 | cr uuu---uuuuu | ||
008 | 201006s2018 xx |||||o 00| ||eng c | ||
024 | 7 | |a 10.1007/s11265-018-1337-z |2 doi | |
035 | |a (DE-627)SPR018333818 | ||
035 | |a (SPR)s11265-018-1337-z-e | ||
040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
041 | |a eng | ||
100 | 1 | |a Ravichandran, Dhivya |e verfasserin |4 aut | |
245 | 1 | 0 | |a Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA |
264 | 1 | |c 2018 | |
336 | |a Text |b txt |2 rdacontent | ||
337 | |a Computermedien |b c |2 rdamedia | ||
338 | |a Online-Ressource |b cr |2 rdacarrier | ||
520 | |a Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. | ||
650 | 4 | |a Image encryption |7 (dpeaa)DE-He213 | |
650 | 4 | |a FPGA |7 (dpeaa)DE-He213 | |
650 | 4 | |a LFSR |7 (dpeaa)DE-He213 | |
650 | 4 | |a Cellular automata |7 (dpeaa)DE-He213 | |
650 | 4 | |a Chaotic clock |7 (dpeaa)DE-He213 | |
650 | 4 | |a Logistic map |7 (dpeaa)DE-He213 | |
700 | 1 | |a Rajagopalan, Sundararaman |e verfasserin |4 aut | |
700 | 1 | |a Upadhyay, Har Narayan |e verfasserin |4 aut | |
700 | 1 | |a Rayappan, John Bosco Balaguru |e verfasserin |4 aut | |
700 | 1 | |a Amirtharajan, Rengarajan |e verfasserin |4 aut | |
773 | 0 | 8 | |i Enthalten in |t Journal of VLSI signal processing systems for signal, image and video technology |d Springer Netherlands, 1989 |g 91(2018), 5 vom: 15. Feb., Seite 475-501 |w (DE-627)SPR018308090 |7 nnns |
773 | 1 | 8 | |g volume:91 |g year:2018 |g number:5 |g day:15 |g month:02 |g pages:475-501 |
856 | 4 | 0 | |u https://dx.doi.org/10.1007/s11265-018-1337-z |z lizenzpflichtig |3 Volltext |
912 | |a GBV_USEFLAG_A | ||
912 | |a SYSFLAG_A | ||
912 | |a GBV_SPRINGER | ||
912 | |a GBV_ILN_40 | ||
912 | |a GBV_ILN_2006 | ||
912 | |a GBV_ILN_2027 | ||
951 | |a AR | ||
952 | |d 91 |j 2018 |e 5 |b 15 |c 02 |h 475-501 |
author_variant |
d r dr s r sr h n u hn hnu j b b r jbb jbbr r a ra |
---|---|
matchkey_str |
ravichandrandhivyarajagopalansundararama:2018----:nrpeborpyfimdclmgaetlyrr |
hierarchy_sort_str |
2018 |
publishDate |
2018 |
allfields |
10.1007/s11265-018-1337-z doi (DE-627)SPR018333818 (SPR)s11265-018-1337-z-e DE-627 ger DE-627 rakwb eng Ravichandran, Dhivya verfasserin aut Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA 2018 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. Image encryption (dpeaa)DE-He213 FPGA (dpeaa)DE-He213 LFSR (dpeaa)DE-He213 Cellular automata (dpeaa)DE-He213 Chaotic clock (dpeaa)DE-He213 Logistic map (dpeaa)DE-He213 Rajagopalan, Sundararaman verfasserin aut Upadhyay, Har Narayan verfasserin aut Rayappan, John Bosco Balaguru verfasserin aut Amirtharajan, Rengarajan verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 91(2018), 5 vom: 15. Feb., Seite 475-501 (DE-627)SPR018308090 nnns volume:91 year:2018 number:5 day:15 month:02 pages:475-501 https://dx.doi.org/10.1007/s11265-018-1337-z lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 91 2018 5 15 02 475-501 |
spelling |
10.1007/s11265-018-1337-z doi (DE-627)SPR018333818 (SPR)s11265-018-1337-z-e DE-627 ger DE-627 rakwb eng Ravichandran, Dhivya verfasserin aut Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA 2018 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. Image encryption (dpeaa)DE-He213 FPGA (dpeaa)DE-He213 LFSR (dpeaa)DE-He213 Cellular automata (dpeaa)DE-He213 Chaotic clock (dpeaa)DE-He213 Logistic map (dpeaa)DE-He213 Rajagopalan, Sundararaman verfasserin aut Upadhyay, Har Narayan verfasserin aut Rayappan, John Bosco Balaguru verfasserin aut Amirtharajan, Rengarajan verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 91(2018), 5 vom: 15. Feb., Seite 475-501 (DE-627)SPR018308090 nnns volume:91 year:2018 number:5 day:15 month:02 pages:475-501 https://dx.doi.org/10.1007/s11265-018-1337-z lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 91 2018 5 15 02 475-501 |
allfields_unstemmed |
10.1007/s11265-018-1337-z doi (DE-627)SPR018333818 (SPR)s11265-018-1337-z-e DE-627 ger DE-627 rakwb eng Ravichandran, Dhivya verfasserin aut Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA 2018 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. Image encryption (dpeaa)DE-He213 FPGA (dpeaa)DE-He213 LFSR (dpeaa)DE-He213 Cellular automata (dpeaa)DE-He213 Chaotic clock (dpeaa)DE-He213 Logistic map (dpeaa)DE-He213 Rajagopalan, Sundararaman verfasserin aut Upadhyay, Har Narayan verfasserin aut Rayappan, John Bosco Balaguru verfasserin aut Amirtharajan, Rengarajan verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 91(2018), 5 vom: 15. Feb., Seite 475-501 (DE-627)SPR018308090 nnns volume:91 year:2018 number:5 day:15 month:02 pages:475-501 https://dx.doi.org/10.1007/s11265-018-1337-z lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 91 2018 5 15 02 475-501 |
allfieldsGer |
10.1007/s11265-018-1337-z doi (DE-627)SPR018333818 (SPR)s11265-018-1337-z-e DE-627 ger DE-627 rakwb eng Ravichandran, Dhivya verfasserin aut Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA 2018 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. Image encryption (dpeaa)DE-He213 FPGA (dpeaa)DE-He213 LFSR (dpeaa)DE-He213 Cellular automata (dpeaa)DE-He213 Chaotic clock (dpeaa)DE-He213 Logistic map (dpeaa)DE-He213 Rajagopalan, Sundararaman verfasserin aut Upadhyay, Har Narayan verfasserin aut Rayappan, John Bosco Balaguru verfasserin aut Amirtharajan, Rengarajan verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 91(2018), 5 vom: 15. Feb., Seite 475-501 (DE-627)SPR018308090 nnns volume:91 year:2018 number:5 day:15 month:02 pages:475-501 https://dx.doi.org/10.1007/s11265-018-1337-z lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 91 2018 5 15 02 475-501 |
allfieldsSound |
10.1007/s11265-018-1337-z doi (DE-627)SPR018333818 (SPR)s11265-018-1337-z-e DE-627 ger DE-627 rakwb eng Ravichandran, Dhivya verfasserin aut Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA 2018 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. Image encryption (dpeaa)DE-He213 FPGA (dpeaa)DE-He213 LFSR (dpeaa)DE-He213 Cellular automata (dpeaa)DE-He213 Chaotic clock (dpeaa)DE-He213 Logistic map (dpeaa)DE-He213 Rajagopalan, Sundararaman verfasserin aut Upadhyay, Har Narayan verfasserin aut Rayappan, John Bosco Balaguru verfasserin aut Amirtharajan, Rengarajan verfasserin aut Enthalten in Journal of VLSI signal processing systems for signal, image and video technology Springer Netherlands, 1989 91(2018), 5 vom: 15. Feb., Seite 475-501 (DE-627)SPR018308090 nnns volume:91 year:2018 number:5 day:15 month:02 pages:475-501 https://dx.doi.org/10.1007/s11265-018-1337-z lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 AR 91 2018 5 15 02 475-501 |
language |
English |
source |
Enthalten in Journal of VLSI signal processing systems for signal, image and video technology 91(2018), 5 vom: 15. Feb., Seite 475-501 volume:91 year:2018 number:5 day:15 month:02 pages:475-501 |
sourceStr |
Enthalten in Journal of VLSI signal processing systems for signal, image and video technology 91(2018), 5 vom: 15. Feb., Seite 475-501 volume:91 year:2018 number:5 day:15 month:02 pages:475-501 |
format_phy_str_mv |
Article |
institution |
findex.gbv.de |
topic_facet |
Image encryption FPGA LFSR Cellular automata Chaotic clock Logistic map |
isfreeaccess_bool |
false |
container_title |
Journal of VLSI signal processing systems for signal, image and video technology |
authorswithroles_txt_mv |
Ravichandran, Dhivya @@aut@@ Rajagopalan, Sundararaman @@aut@@ Upadhyay, Har Narayan @@aut@@ Rayappan, John Bosco Balaguru @@aut@@ Amirtharajan, Rengarajan @@aut@@ |
publishDateDaySort_date |
2018-02-15T00:00:00Z |
hierarchy_top_id |
SPR018308090 |
id |
SPR018333818 |
language_de |
englisch |
fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">SPR018333818</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20201124222421.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">201006s2018 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/s11265-018-1337-z</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)SPR018333818</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(SPR)s11265-018-1337-z-e</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ravichandran, Dhivya</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2018</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Image encryption</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">FPGA</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">LFSR</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Cellular automata</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Chaotic clock</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logistic map</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Rajagopalan, Sundararaman</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Upadhyay, Har Narayan</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Rayappan, John Bosco Balaguru</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Amirtharajan, Rengarajan</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of VLSI signal processing systems for signal, image and video technology</subfield><subfield code="d">Springer Netherlands, 1989</subfield><subfield code="g">91(2018), 5 vom: 15. Feb., Seite 475-501</subfield><subfield code="w">(DE-627)SPR018308090</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:91</subfield><subfield code="g">year:2018</subfield><subfield code="g">number:5</subfield><subfield code="g">day:15</subfield><subfield code="g">month:02</subfield><subfield code="g">pages:475-501</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://dx.doi.org/10.1007/s11265-018-1337-z</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_SPRINGER</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2027</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">91</subfield><subfield code="j">2018</subfield><subfield code="e">5</subfield><subfield code="b">15</subfield><subfield code="c">02</subfield><subfield code="h">475-501</subfield></datafield></record></collection>
|
author |
Ravichandran, Dhivya |
spellingShingle |
Ravichandran, Dhivya misc Image encryption misc FPGA misc LFSR misc Cellular automata misc Chaotic clock misc Logistic map Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA |
authorStr |
Ravichandran, Dhivya |
ppnlink_with_tag_str_mv |
@@773@@(DE-627)SPR018308090 |
format |
electronic Article |
delete_txt_mv |
keep |
author_role |
aut aut aut aut aut |
collection |
springer |
remote_str |
true |
illustrated |
Not Illustrated |
topic_title |
Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA Image encryption (dpeaa)DE-He213 FPGA (dpeaa)DE-He213 LFSR (dpeaa)DE-He213 Cellular automata (dpeaa)DE-He213 Chaotic clock (dpeaa)DE-He213 Logistic map (dpeaa)DE-He213 |
topic |
misc Image encryption misc FPGA misc LFSR misc Cellular automata misc Chaotic clock misc Logistic map |
topic_unstemmed |
misc Image encryption misc FPGA misc LFSR misc Cellular automata misc Chaotic clock misc Logistic map |
topic_browse |
misc Image encryption misc FPGA misc LFSR misc Cellular automata misc Chaotic clock misc Logistic map |
format_facet |
Elektronische Aufsätze Aufsätze Elektronische Ressource |
format_main_str_mv |
Text Zeitschrift/Artikel |
carriertype_str_mv |
cr |
hierarchy_parent_title |
Journal of VLSI signal processing systems for signal, image and video technology |
hierarchy_parent_id |
SPR018308090 |
hierarchy_top_title |
Journal of VLSI signal processing systems for signal, image and video technology |
isfreeaccess_txt |
false |
familylinks_str_mv |
(DE-627)SPR018308090 |
title |
Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA |
ctrlnum |
(DE-627)SPR018333818 (SPR)s11265-018-1337-z-e |
title_full |
Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA |
author_sort |
Ravichandran, Dhivya |
journal |
Journal of VLSI signal processing systems for signal, image and video technology |
journalStr |
Journal of VLSI signal processing systems for signal, image and video technology |
lang_code |
eng |
isOA_bool |
false |
recordtype |
marc |
publishDateSort |
2018 |
contenttype_str_mv |
txt |
container_start_page |
475 |
author_browse |
Ravichandran, Dhivya Rajagopalan, Sundararaman Upadhyay, Har Narayan Rayappan, John Bosco Balaguru Amirtharajan, Rengarajan |
container_volume |
91 |
format_se |
Elektronische Aufsätze |
author-letter |
Ravichandran, Dhivya |
doi_str_mv |
10.1007/s11265-018-1337-z |
author2-role |
verfasserin |
title_sort |
encrypted biography of biomedical image - a pentalayer cryptosystem on fpga |
title_auth |
Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA |
abstract |
Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. |
abstractGer |
Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. |
abstract_unstemmed |
Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks. |
collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_40 GBV_ILN_2006 GBV_ILN_2027 |
container_issue |
5 |
title_short |
Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA |
url |
https://dx.doi.org/10.1007/s11265-018-1337-z |
remote_bool |
true |
author2 |
Rajagopalan, Sundararaman Upadhyay, Har Narayan Rayappan, John Bosco Balaguru Amirtharajan, Rengarajan |
author2Str |
Rajagopalan, Sundararaman Upadhyay, Har Narayan Rayappan, John Bosco Balaguru Amirtharajan, Rengarajan |
ppnlink |
SPR018308090 |
mediatype_str_mv |
c |
isOA_txt |
false |
hochschulschrift_bool |
false |
doi_str |
10.1007/s11265-018-1337-z |
up_date |
2024-07-03T18:57:30.677Z |
_version_ |
1803585376149831680 |
fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">SPR018333818</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20201124222421.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">201006s2018 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/s11265-018-1337-z</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)SPR018333818</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(SPR)s11265-018-1337-z-e</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ravichandran, Dhivya</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Encrypted Biography of Biomedical Image - a Pentalayer Cryptosystem on FPGA</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2018</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract Secure transmission of medical information occupies a crucial role in the world of telemedicine applications. Reconfigurable hardware implementation offers several advantages over software implementation especially for real time security applications. This work aims to propose the novel implementation of a penta-layer medical image encryption using a reconfigurable Cyclone II Field Programmable Gate Array (FPGA) EP2C35F672C6. The first layer of encryption performs the row-wise and column-wise pixel permutations based on Linear Feedback Shift Register (LFSR). The second and third layers of encryption are based on maximal length sequence Pseudo Random Number Generator (PRNG) 16-bit Cellular automata (CA) circuit and Galois Field (GF) product. In the fourth layer, a synthetic image is subsequently created by chaotic clock with Phase Lock Loop (PLLs) and gates to diffuse the image pixels. This creation of synthetic image for diffusion makes the developed cryptosystem totally hardware dependent. Last layer performs the diffusion using one dimensional logistic map. The synthesized result reveals that the reconfigurable implementation of proposed encryption process consumes comparatively lesser logic elements (2480) and low power consumption (278.65 mW) with an encryption time of 215.92 ms for encrypting a 256 × 256 DICOM medical image. Finally, various analyses such as Number of Pixel Change Rate (NPCR), Unified Average Change in Intensity (UACI), Entropy, Correlation, Uniform distribution and NIST statistical test suite have been performed to prove the robustness of the algorithm against various attacks.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Image encryption</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">FPGA</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">LFSR</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Cellular automata</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Chaotic clock</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logistic map</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Rajagopalan, Sundararaman</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Upadhyay, Har Narayan</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Rayappan, John Bosco Balaguru</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Amirtharajan, Rengarajan</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">Journal of VLSI signal processing systems for signal, image and video technology</subfield><subfield code="d">Springer Netherlands, 1989</subfield><subfield code="g">91(2018), 5 vom: 15. Feb., Seite 475-501</subfield><subfield code="w">(DE-627)SPR018308090</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:91</subfield><subfield code="g">year:2018</subfield><subfield code="g">number:5</subfield><subfield code="g">day:15</subfield><subfield code="g">month:02</subfield><subfield code="g">pages:475-501</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://dx.doi.org/10.1007/s11265-018-1337-z</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_SPRINGER</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2006</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2027</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">91</subfield><subfield code="j">2018</subfield><subfield code="e">5</subfield><subfield code="b">15</subfield><subfield code="c">02</subfield><subfield code="h">475-501</subfield></datafield></record></collection>
|
score |
7.4006968 |