A partitioning methodology that optimizes the communication cost for reconfigurable computing systems

Abstract This paper focuses on the design process for reconfigurable architecture. Our contribution focuses on introducing a new temporal partitioning algorithm. Our algorithm is based on typical mathematic flow to solve the temporal partitioning problem. This algorithm optimizes the transfer of dat...
Ausführliche Beschreibung

Gespeichert in:
Autor*in:

Ayadi, Ramzi [verfasserIn]

Ouni, Bouraoui

Mtibaa, Abdellatif

Format:

E-Artikel

Sprache:

Englisch

Erschienen:

2012

Schlagwörter:

Temporal partitioning

data flow graph

communication cost

reconfigurable computing systems

field-programmable gate array (FPGA)

Anmerkung:

© Institute of Automation, Chinese Academy of Sciences and Springer-Verlag Berlin Heidelberg 2012

Übergeordnetes Werk:

Enthalten in: International journal of automation and computing - Berlin : Springer, 2004, 9(2012), 3 vom: Juni, Seite 280-287

Übergeordnetes Werk:

volume:9 ; year:2012 ; number:3 ; month:06 ; pages:280-287

Links:

Volltext

DOI / URN:

10.1007/s11633-012-0645-1

Katalog-ID:

SPR021287252

Nicht das Richtige dabei?

Schreiben Sie uns!