An FPGA-Based Electronic Cochlea
Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, h...
Ausführliche Beschreibung
Gespeichert in:
| Autor*in: |
Leong, M. P. [verfasserIn] |
|---|
| Format: |
E-Artikel |
|---|---|
| Sprache: |
Englisch |
| Erschienen: |
2003 |
|---|
| Schlagwörter: |
|---|
| Anmerkung: |
© © © 2003 Hindawi Publishing Corporation 2003 |
|---|
| Übergeordnetes Werk: |
Enthalten in: EURASIP journal on advances in signal processing - Heidelberg : Springer, 2007, 2003(2003), 7 vom: 18. Juni |
|---|---|
| Übergeordnetes Werk: |
volume:2003 ; year:2003 ; number:7 ; day:18 ; month:06 |
| Links: |
|---|
| DOI / URN: |
10.1155/S1110865703303038 |
|---|
| Katalog-ID: |
SPR031974422 |
|---|
| LEADER | 01000caa a22002652 4500 | ||
|---|---|---|---|
| 001 | SPR031974422 | ||
| 003 | DE-627 | ||
| 005 | 20240302064800.0 | ||
| 007 | cr uuu---uuuuu | ||
| 008 | 201007s2003 xx |||||o 00| ||eng c | ||
| 024 | 7 | |a 10.1155/S1110865703303038 |2 doi | |
| 035 | |a (DE-627)SPR031974422 | ||
| 035 | |a (SPR)S1110865703303038-e | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rakwb | ||
| 041 | |a eng | ||
| 100 | 1 | |a Leong, M. P. |e verfasserin |4 aut | |
| 245 | 1 | 3 | |a An FPGA-Based Electronic Cochlea |
| 264 | 1 | |c 2003 | |
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a Computermedien |b c |2 rdamedia | ||
| 338 | |a Online-Ressource |b cr |2 rdacarrier | ||
| 500 | |a © © © 2003 Hindawi Publishing Corporation 2003 | ||
| 520 | |a Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. | ||
| 650 | 4 | |a field programmable gate array |7 (dpeaa)DE-He213 | |
| 650 | 4 | |a electronic cochlea |7 (dpeaa)DE-He213 | |
| 650 | 4 | |a VHDL modules |7 (dpeaa)DE-He213 | |
| 700 | 1 | |a Jin, Craig T. |4 aut | |
| 700 | 1 | |a Leong, Philip H. W. |4 aut | |
| 773 | 0 | 8 | |i Enthalten in |t EURASIP journal on advances in signal processing |d Heidelberg : Springer, 2007 |g 2003(2003), 7 vom: 18. Juni |w (DE-627)534054277 |w (DE-600)2364203-8 |x 1687-6180 |7 nnns |
| 773 | 1 | 8 | |g volume:2003 |g year:2003 |g number:7 |g day:18 |g month:06 |
| 856 | 4 | 0 | |u https://dx.doi.org/10.1155/S1110865703303038 |z lizenzpflichtig |3 Volltext |
| 912 | |a GBV_USEFLAG_A | ||
| 912 | |a SYSFLAG_A | ||
| 912 | |a GBV_SPRINGER | ||
| 912 | |a GBV_ILN_20 | ||
| 912 | |a GBV_ILN_22 | ||
| 912 | |a GBV_ILN_23 | ||
| 912 | |a GBV_ILN_24 | ||
| 912 | |a GBV_ILN_31 | ||
| 912 | |a GBV_ILN_40 | ||
| 912 | |a GBV_ILN_60 | ||
| 912 | |a GBV_ILN_62 | ||
| 912 | |a GBV_ILN_65 | ||
| 912 | |a GBV_ILN_69 | ||
| 912 | |a GBV_ILN_70 | ||
| 912 | |a GBV_ILN_73 | ||
| 912 | |a GBV_ILN_95 | ||
| 912 | |a GBV_ILN_110 | ||
| 912 | |a GBV_ILN_161 | ||
| 912 | |a GBV_ILN_170 | ||
| 912 | |a GBV_ILN_285 | ||
| 912 | |a GBV_ILN_293 | ||
| 912 | |a GBV_ILN_370 | ||
| 912 | |a GBV_ILN_602 | ||
| 912 | |a GBV_ILN_2522 | ||
| 951 | |a AR | ||
| 952 | |d 2003 |j 2003 |e 7 |b 18 |c 06 | ||
| author_variant |
m p l mp mpl c t j ct ctj p h w l phw phwl |
|---|---|
| matchkey_str |
article:16876180:2003----::npaaeeetoi |
| hierarchy_sort_str |
2003 |
| publishDate |
2003 |
| allfields |
10.1155/S1110865703303038 doi (DE-627)SPR031974422 (SPR)S1110865703303038-e DE-627 ger DE-627 rakwb eng Leong, M. P. verfasserin aut An FPGA-Based Electronic Cochlea 2003 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier © © © 2003 Hindawi Publishing Corporation 2003 Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. field programmable gate array (dpeaa)DE-He213 electronic cochlea (dpeaa)DE-He213 VHDL modules (dpeaa)DE-He213 Jin, Craig T. aut Leong, Philip H. W. aut Enthalten in EURASIP journal on advances in signal processing Heidelberg : Springer, 2007 2003(2003), 7 vom: 18. Juni (DE-627)534054277 (DE-600)2364203-8 1687-6180 nnns volume:2003 year:2003 number:7 day:18 month:06 https://dx.doi.org/10.1155/S1110865703303038 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_110 GBV_ILN_161 GBV_ILN_170 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2522 AR 2003 2003 7 18 06 |
| spelling |
10.1155/S1110865703303038 doi (DE-627)SPR031974422 (SPR)S1110865703303038-e DE-627 ger DE-627 rakwb eng Leong, M. P. verfasserin aut An FPGA-Based Electronic Cochlea 2003 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier © © © 2003 Hindawi Publishing Corporation 2003 Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. field programmable gate array (dpeaa)DE-He213 electronic cochlea (dpeaa)DE-He213 VHDL modules (dpeaa)DE-He213 Jin, Craig T. aut Leong, Philip H. W. aut Enthalten in EURASIP journal on advances in signal processing Heidelberg : Springer, 2007 2003(2003), 7 vom: 18. Juni (DE-627)534054277 (DE-600)2364203-8 1687-6180 nnns volume:2003 year:2003 number:7 day:18 month:06 https://dx.doi.org/10.1155/S1110865703303038 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_110 GBV_ILN_161 GBV_ILN_170 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2522 AR 2003 2003 7 18 06 |
| allfields_unstemmed |
10.1155/S1110865703303038 doi (DE-627)SPR031974422 (SPR)S1110865703303038-e DE-627 ger DE-627 rakwb eng Leong, M. P. verfasserin aut An FPGA-Based Electronic Cochlea 2003 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier © © © 2003 Hindawi Publishing Corporation 2003 Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. field programmable gate array (dpeaa)DE-He213 electronic cochlea (dpeaa)DE-He213 VHDL modules (dpeaa)DE-He213 Jin, Craig T. aut Leong, Philip H. W. aut Enthalten in EURASIP journal on advances in signal processing Heidelberg : Springer, 2007 2003(2003), 7 vom: 18. Juni (DE-627)534054277 (DE-600)2364203-8 1687-6180 nnns volume:2003 year:2003 number:7 day:18 month:06 https://dx.doi.org/10.1155/S1110865703303038 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_110 GBV_ILN_161 GBV_ILN_170 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2522 AR 2003 2003 7 18 06 |
| allfieldsGer |
10.1155/S1110865703303038 doi (DE-627)SPR031974422 (SPR)S1110865703303038-e DE-627 ger DE-627 rakwb eng Leong, M. P. verfasserin aut An FPGA-Based Electronic Cochlea 2003 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier © © © 2003 Hindawi Publishing Corporation 2003 Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. field programmable gate array (dpeaa)DE-He213 electronic cochlea (dpeaa)DE-He213 VHDL modules (dpeaa)DE-He213 Jin, Craig T. aut Leong, Philip H. W. aut Enthalten in EURASIP journal on advances in signal processing Heidelberg : Springer, 2007 2003(2003), 7 vom: 18. Juni (DE-627)534054277 (DE-600)2364203-8 1687-6180 nnns volume:2003 year:2003 number:7 day:18 month:06 https://dx.doi.org/10.1155/S1110865703303038 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_110 GBV_ILN_161 GBV_ILN_170 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2522 AR 2003 2003 7 18 06 |
| allfieldsSound |
10.1155/S1110865703303038 doi (DE-627)SPR031974422 (SPR)S1110865703303038-e DE-627 ger DE-627 rakwb eng Leong, M. P. verfasserin aut An FPGA-Based Electronic Cochlea 2003 Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier © © © 2003 Hindawi Publishing Corporation 2003 Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. field programmable gate array (dpeaa)DE-He213 electronic cochlea (dpeaa)DE-He213 VHDL modules (dpeaa)DE-He213 Jin, Craig T. aut Leong, Philip H. W. aut Enthalten in EURASIP journal on advances in signal processing Heidelberg : Springer, 2007 2003(2003), 7 vom: 18. Juni (DE-627)534054277 (DE-600)2364203-8 1687-6180 nnns volume:2003 year:2003 number:7 day:18 month:06 https://dx.doi.org/10.1155/S1110865703303038 lizenzpflichtig Volltext GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_110 GBV_ILN_161 GBV_ILN_170 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2522 AR 2003 2003 7 18 06 |
| language |
English |
| source |
Enthalten in EURASIP journal on advances in signal processing 2003(2003), 7 vom: 18. Juni volume:2003 year:2003 number:7 day:18 month:06 |
| sourceStr |
Enthalten in EURASIP journal on advances in signal processing 2003(2003), 7 vom: 18. Juni volume:2003 year:2003 number:7 day:18 month:06 |
| format_phy_str_mv |
Article |
| institution |
findex.gbv.de |
| topic_facet |
field programmable gate array electronic cochlea VHDL modules |
| isfreeaccess_bool |
false |
| container_title |
EURASIP journal on advances in signal processing |
| authorswithroles_txt_mv |
Leong, M. P. @@aut@@ Jin, Craig T. @@aut@@ Leong, Philip H. W. @@aut@@ |
| publishDateDaySort_date |
2003-06-18T00:00:00Z |
| hierarchy_top_id |
534054277 |
| id |
SPR031974422 |
| language_de |
englisch |
| fullrecord |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">SPR031974422</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20240302064800.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">201007s2003 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1155/S1110865703303038</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)SPR031974422</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(SPR)S1110865703303038-e</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Leong, M. P.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="3"><subfield code="a">An FPGA-Based Electronic Cochlea</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2003</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© © © 2003 Hindawi Publishing Corporation 2003</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">field programmable gate array</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">electronic cochlea</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL modules</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Jin, Craig T.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Leong, Philip H. W.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">EURASIP journal on advances in signal processing</subfield><subfield code="d">Heidelberg : Springer, 2007</subfield><subfield code="g">2003(2003), 7 vom: 18. Juni</subfield><subfield code="w">(DE-627)534054277</subfield><subfield code="w">(DE-600)2364203-8</subfield><subfield code="x">1687-6180</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:2003</subfield><subfield code="g">year:2003</subfield><subfield code="g">number:7</subfield><subfield code="g">day:18</subfield><subfield code="g">month:06</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://dx.doi.org/10.1155/S1110865703303038</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_SPRINGER</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_20</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_31</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_60</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_62</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_65</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_69</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_73</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_95</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_110</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_161</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_170</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_285</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_293</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_370</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_602</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2522</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">2003</subfield><subfield code="j">2003</subfield><subfield code="e">7</subfield><subfield code="b">18</subfield><subfield code="c">06</subfield></datafield></record></collection>
|
| author |
Leong, M. P. |
| spellingShingle |
Leong, M. P. misc field programmable gate array misc electronic cochlea misc VHDL modules An FPGA-Based Electronic Cochlea |
| authorStr |
Leong, M. P. |
| ppnlink_with_tag_str_mv |
@@773@@(DE-627)534054277 |
| format |
electronic Article |
| delete_txt_mv |
keep |
| author_role |
aut aut aut |
| collection |
springer |
| remote_str |
true |
| illustrated |
Not Illustrated |
| issn |
1687-6180 |
| topic_title |
An FPGA-Based Electronic Cochlea field programmable gate array (dpeaa)DE-He213 electronic cochlea (dpeaa)DE-He213 VHDL modules (dpeaa)DE-He213 |
| topic |
misc field programmable gate array misc electronic cochlea misc VHDL modules |
| topic_unstemmed |
misc field programmable gate array misc electronic cochlea misc VHDL modules |
| topic_browse |
misc field programmable gate array misc electronic cochlea misc VHDL modules |
| format_facet |
Elektronische Aufsätze Aufsätze Elektronische Ressource |
| format_main_str_mv |
Text Zeitschrift/Artikel |
| carriertype_str_mv |
cr |
| hierarchy_parent_title |
EURASIP journal on advances in signal processing |
| hierarchy_parent_id |
534054277 |
| hierarchy_top_title |
EURASIP journal on advances in signal processing |
| isfreeaccess_txt |
false |
| familylinks_str_mv |
(DE-627)534054277 (DE-600)2364203-8 |
| title |
An FPGA-Based Electronic Cochlea |
| ctrlnum |
(DE-627)SPR031974422 (SPR)S1110865703303038-e |
| title_full |
An FPGA-Based Electronic Cochlea |
| author_sort |
Leong, M. P. |
| journal |
EURASIP journal on advances in signal processing |
| journalStr |
EURASIP journal on advances in signal processing |
| lang_code |
eng |
| isOA_bool |
false |
| recordtype |
marc |
| publishDateSort |
2003 |
| contenttype_str_mv |
txt |
| author_browse |
Leong, M. P. Jin, Craig T. Leong, Philip H. W. |
| container_volume |
2003 |
| format_se |
Elektronische Aufsätze |
| author-letter |
Leong, M. P. |
| doi_str_mv |
10.1155/S1110865703303038 |
| title_sort |
fpga-based electronic cochlea |
| title_auth |
An FPGA-Based Electronic Cochlea |
| abstract |
Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. © © © 2003 Hindawi Publishing Corporation 2003 |
| abstractGer |
Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. © © © 2003 Hindawi Publishing Corporation 2003 |
| abstract_unstemmed |
Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented. © © © 2003 Hindawi Publishing Corporation 2003 |
| collection_details |
GBV_USEFLAG_A SYSFLAG_A GBV_SPRINGER GBV_ILN_20 GBV_ILN_22 GBV_ILN_23 GBV_ILN_24 GBV_ILN_31 GBV_ILN_40 GBV_ILN_60 GBV_ILN_62 GBV_ILN_65 GBV_ILN_69 GBV_ILN_70 GBV_ILN_73 GBV_ILN_95 GBV_ILN_110 GBV_ILN_161 GBV_ILN_170 GBV_ILN_285 GBV_ILN_293 GBV_ILN_370 GBV_ILN_602 GBV_ILN_2522 |
| container_issue |
7 |
| title_short |
An FPGA-Based Electronic Cochlea |
| url |
https://dx.doi.org/10.1155/S1110865703303038 |
| remote_bool |
true |
| author2 |
Jin, Craig T. Leong, Philip H. W. |
| author2Str |
Jin, Craig T. Leong, Philip H. W. |
| ppnlink |
534054277 |
| mediatype_str_mv |
c |
| isOA_txt |
false |
| hochschulschrift_bool |
false |
| doi_str |
10.1155/S1110865703303038 |
| up_date |
2024-07-04T02:01:56.339Z |
| _version_ |
1803612078829731840 |
| fullrecord_marcxml |
<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01000caa a22002652 4500</leader><controlfield tag="001">SPR031974422</controlfield><controlfield tag="003">DE-627</controlfield><controlfield tag="005">20240302064800.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">201007s2003 xx |||||o 00| ||eng c</controlfield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1155/S1110865703303038</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627)SPR031974422</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(SPR)S1110865703303038-e</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Leong, M. P.</subfield><subfield code="e">verfasserin</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="3"><subfield code="a">An FPGA-Based Electronic Cochlea</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">2003</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">© © © 2003 Hindawi Publishing Corporation 2003</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Abstract A module generator which can produce an FPGA-based implementation of an electronic cochlea filter with arbitrary precision is presented. Although hardware implementations of electronic cochlea models have traditionally used analog VLSI as the implementation medium due to their small area, high speed, and low power consumption, FPGA-based implementations offer shorter design times, improved dynamic range, higher accuracy, and a simpler computer interface. The tool presented takes filter coefficients as input and produces a synthesizable VHDL description of an application-optimized design as output. Furthermore, the tool can use simulation test vectors in order to determine the appropriate scaling of the fixed point precision parameters for each filter. The resulting model can be used as an accelerator for research in audition or as the front-end for embedded auditory signal processing systems. The application of this module generator to a real-time cochleagram display is also presented.</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">field programmable gate array</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">electronic cochlea</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL modules</subfield><subfield code="7">(dpeaa)DE-He213</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Jin, Craig T.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Leong, Philip H. W.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="773" ind1="0" ind2="8"><subfield code="i">Enthalten in</subfield><subfield code="t">EURASIP journal on advances in signal processing</subfield><subfield code="d">Heidelberg : Springer, 2007</subfield><subfield code="g">2003(2003), 7 vom: 18. Juni</subfield><subfield code="w">(DE-627)534054277</subfield><subfield code="w">(DE-600)2364203-8</subfield><subfield code="x">1687-6180</subfield><subfield code="7">nnns</subfield></datafield><datafield tag="773" ind1="1" ind2="8"><subfield code="g">volume:2003</subfield><subfield code="g">year:2003</subfield><subfield code="g">number:7</subfield><subfield code="g">day:18</subfield><subfield code="g">month:06</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://dx.doi.org/10.1155/S1110865703303038</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_USEFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">SYSFLAG_A</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_SPRINGER</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_20</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_22</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_23</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_24</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_31</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_40</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_60</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_62</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_65</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_69</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_70</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_73</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_95</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_110</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_161</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_170</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_285</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_293</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_370</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_602</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">GBV_ILN_2522</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">AR</subfield></datafield><datafield tag="952" ind1=" " ind2=" "><subfield code="d">2003</subfield><subfield code="j">2003</subfield><subfield code="e">7</subfield><subfield code="b">18</subfield><subfield code="c">06</subfield></datafield></record></collection>
|
| score |
7.3995953 |